

Thyristor-inserted MMC Sub-module Topology with DC Fault Blocking Capability

Cheng Peng, Rui Li[✉], *Senior Member, IEEE*, and Xu Cai, *Senior Member, IEEE, Senior Member, CSEE*

Abstract—Modular multilevel converter (MMC) is increasingly being applied to high voltage direct current (HVDC) systems. However, dc short circuit situations restrain the application of a conventional half bridge MMC system. In this paper, a new sub-module topology with inserted thyristor can help the MMC system clear a dc side fault. Working states and devices voltage stress of the proposed topology are analyzed and the conduction loss comparison between the proposed topology with several existing topologies with dc fault blocking capability is carried out. Results show the proposed topology is superior to other topologies in terms of conduction loss while using the same voltage rating devices. Besides, compared with traditional half bridge topology, only thyristors and diodes are added in the proposed topology. Therefore, cost of the proposed topology can be lower than conventional hybrid MMC sub-modules. At last, the fault blocking capability of the proposed topology is verified in the simulation.

Index Terms—Fault current limiting, high voltage direct current (HVDC) transmission, modular multilevel converter (MMC).

I. INTRODUCTION

MODULAR multilevel converter (MMC) has become one of the most popular topologies used in high voltage direct current (HVDC) transmission systems [1]. Due to its high modularity and good scalability, MMC can easily find application in systems transmitting high-voltage and huge-power.

Nowadays, the most widely used MMC system is based on half-bridge sub-module (HBSM) due to its simple structure and high efficiency. However, there is a major challenge for MMC systems based on HBSM that a dc side fault may cause serious consequences in them [1]–[3]. Owing to the freewheeling diodes in the HBSM, ac side currents can directly go through the arms of MMC system, and inject into the dc side fault point, which may cause great overcurrent in the path they flow through. Overcurrent may not only destroy the

semiconductor devices in the MMC system, but also influence stability of the ac side system.

Several kinds of methods to handle the problem caused by dc side fault in MMC systems have been proposed. The first method is by tripping the ac side circuit breakers to isolate ac side with MMC system [5]–[7]. Since there is no voltage source in the ac side anymore, overcurrent in MMC system can be suppressed.

The second method is by tripping the dc side circuit breaker [8], [9]. This method can directly separate the dc side fault point from the system, and the MMC system can then operate in dc side open circuit condition.

These two kinds of methods need extra components in the MMC system, that is, an ac and dc circuit breaker. Besides, if the circuit breaker is constructed only by conventional mechanical switches, extra bypass devices, typically thyristors, are needed to protect the semiconductors in the MMC system during the mechanical response time.

There is another method where no extra equipment is needed to block the dc side fault; that is, applying suitable MMC sub-modules (SMs) to construct the MMC system [2], [10]–[14]. These SMs can block a dc fault through a certain control strategy and are known as “sub-modules with dc fault blocking capability”.

In high voltage MMC systems, owing to the number of sub-modules in one arm is very large, the switching frequency can be quite low. Therefore, the major factor of loss is conduction loss [15]. However, sub-modules have a common point that there are more conducting semiconductors in normal state than half-bridge sub-module, which will lead to higher conduction loss. How to equip the MMC system with dc side fault blocking capability, while maintaining relatively low conduction loss is a valuable research direction.

A novel MMC topology realizing dc side fault blocking based on thyristor is proposed in this paper. The thyristor-inserted topology can block a dc side fault while maintaining relatively low conduction among other topologies. In Section II, the principle of dc side fault blocking by using a sub-module is introduced. A voltage source equivalent circuit is then discussed, and the root cause why conventional topologies increase conduction loss is pointed out. In Section III, the thyristor-inserted topology is introduced, and its working states are analyzed. In Section IV, comparison between the proposed topology and existing topologies is conducted. DC side fault blocking capability of the proposed topology is verified by a simulation in Section V. Section VI concludes the paper.

Manuscript received April 29, 2021; revised July 9, 2021; accepted August 6, 2021. Date of online publication September 5, 2022; date of current version November 30, 2023. This work was supported by the National Key R&D Program of China (2018YFB1500702) and the National Natural Science Foundation of China (52177187).

C. Peng, R. Li (corresponding author, email: liruiqd@sjtu.edu.cn; ORCID: <https://orcid.org/0000-0003-3691-1335>) and X. Cai are with the Key Laboratory of Control of Power Transmission and Conversion, Shanghai Jiao Tong University, Ministry of Education, Shanghai Jiao Tong University, Shanghai 200240, China.

DOI: 10.17775/CSEEJPES.2021.03350

II. PRINCIPLE OF DC FAULT BLOCKING REALIZED BY MMC SUB-MODULE

The mechanism of overcurrent in an HBSM-based MMC system in DC fault condition is briefly introduced in the introduction part. The fault blocking process has been analyzed in [1], [10].

Therefore, we will only focus on the requirement for sub-modules to block dc side fault.

Figures 1 and 2 illustrate two typical fault current loops in a half-bridge-based MMC system and full-bridge-based MMC system, respectively. As can be seen from the current path, ‘Loop 1’ can be cut off by IGBT, therefore, overcurrent caused by this loop can be easily handled. However, current in ‘Loop 2’ will flow through uncontrollable diodes, which will




Fig. 1. Two possible fault current loops in half-bridge-based MMC system.




Fig. 2. Two possible fault current loops in full-bridge-based MMC system.

lead to overcurrent in half-bridge-based MMC system. In a full-bridge-based MMC system, current in ‘Loop 2’ will flow through capacitors in the sub-modules, which will lead the full bridge sub-module to output a negative voltage to cancel the ac sideline voltage. When the amplitude of negative voltage in the loop is large enough to fully cancel the ac line voltage, the fault current will be blocked.

The principle of dc side fault blocking, realized by MMC sub-module, can then be derived. Consider the normal operation condition of half-bridge-based or full-bridge-based MMC system. Ignoring the voltage drop on the arm inductors, the following equations can be derived.

$$\sqrt{2}V_{ac} = N \cdot V_C \cdot \frac{m_{ac}}{2} \quad (1)$$

$$V_{dc_n} = 2N \cdot V_C \cdot \frac{1}{2} = N \cdot V_C \quad (2)$$

where V_{ac} is the root mean square (RMS) value of ac side phase voltage; N is the number of half bridge sub-modules or the number of full bridge sub-modules in one arm; V_C is the average capacitor voltage in each sub-module; m_{ac} is the ac modulation ratio of converter system, which is usually less than 1; V_{dc_n} is the nominal dc side voltage.

In dc side fault state, if the dc link residual voltage V_{dc_fault} is known, the fault current is determined by the ac sideline-to-line peak voltage and the sub-module output voltage u_{SM} . Take loop 2 in Fig. 2 for example. The following equation can be deduced (also need to ignore the influence of arm inductors):

$$V_{dc_fault} = 2N \cdot u_{SM} + \sqrt{2} \cdot \sqrt{3}V_{ac} \quad (3)$$

In extreme conditions, residual voltage should be regarded as 0, which will determine the minimum amplitude of average negative voltage the sub-modules should output to block the fault, as is shown in (4).

$$u_{SM} \leq -\frac{\sqrt{2} \cdot \sqrt{3}V_{ac}}{2N} = -\frac{\sqrt{3}}{4} m_{ac} \cdot V_C \quad (4)$$

Define $\alpha = (\sqrt{3}/4) \cdot m_{ac}$ ($m_{ac} < 1$), then if the average negative output voltage amplitude of sub-modules in each arm can be greater than the maximum output voltage multiplied by α , the MMC system can block the dc side fault.

Check the principle derived above using the MMC system based on clamped double sub-module (CDSM) [2]. The operating states of CDSM are shown in Fig. 3.

As can be seen from Fig. 3, CDSM can output positive voltage up to $2V_C$ in normal state. In dc side fault state, all switches of CDSM are turned off. The voltage output of CDSM is determined by current direction. If current is in the same direction as the reference current in Fig. 3, the current is positive, and the voltage is $2V_C$, as is shown in Fig. 3(e). This state can block the current path 1 shown in Figs. 1 and 2.

Fault current in the ac current path is opposite the reference current in Fig. 3. Therefore, i_{SM} is less than 0 and the sub-module output a negative voltage with amplitude V_C . Since V_C is greater than $\alpha \times 2V_C$, the dc side fault can be blocked. This fits the well-known understanding.

However, it can also be found from Fig. 3 that the IGBT module marked red is always in the normal current path, which

will lead to increase of conduction loss. Not only CDSM, but other topologies using conventional IGBT modules also share this problem. The extra switch in other topologies, which only serves as a current path decider, is marked red in Fig. 4. These




Fig. 3. Operating states of CDSM. (a) $v_{SM} = 2V_C$. (b) $v_{SM} = V_C$. (c) $v_{SM} = V_C$. (d) $v_{SM} = 0$. (e) $v_{SM} = 2V_C$. (f) $v_{SM} = -V_C$.




Fig. 4. Extra switches which lead to the increase of conduction loss in existing topologies. (a) Full bridge sub-module (FBSM) [3]. (b) Five-level cross connected double sub-module (CCDSM) [10]. (c) Mixed-cell sub-module [11]. (d) Unipolar-voltage full bridge sub-module (UFBSM) [8]. (e) Three level clamp-circuit-based sub-module (CCSM) [9]. (f) Serial connected double sub-module (SCDSM) [8]. (g) Switched capacitor submodule (SCSM) [12].

switches are always on during normal operation but will be turned off to change the current path in dc side fault state.

The root cause for the existence of these switches is that conventional IGBT module cannot block current flowing from the emitter side. Therefore, some method should be taken to block current in this direction. These sub-modules employ the extra IGBT modules to block the current, which lead to increase of conduction loss.

III. THYRISTOR-INSERTED SUB-MODULE TOPOLOGY AND ITS OPERATING STATES

To reduce conduction loss in sub-modules with dc side fault blocking capability, a new method should be taken. One plan is to adopt a new fully-controlled device that can directly block current from emitter side to construct the sub-module. Sub-modules constructed according to this idea are mentioned in [16], [17]. These sub-modules employ reverse-blocking IGBT (RB-IGBT) as the current path decider, and the number of semiconductors in the normal current path can be reduced, thus reducing conduction loss.

Another option is to choose a low conduction loss device to replace the extra conventional IGBT module in the normal current path. As is mentioned in the introduction part, thyristors are usually adopted to protect devices in the half bridge sub-module. The mechanism where thyristors can protect semiconductors is that thyristors have lower forward voltage than conventional IGBT and diode when conducting the same current. Therefore, using thyristor as the fault current blocker may be a good way to realize dc fault blocking while maintaining a relatively low conduction loss.

Based on the idea mentioned above, a novel sub-module topology using thyristor is proposed. As is shown in Fig. 5, the topology is based on two serial-connected half bridge sub-modules. The second half bridge is inserted with two pairs of anti-parallel thyristors. Two freewheeling diodes are added to the circuit to conduct the fault current when the thyristors are blocked.




Fig. 5. Thyristor-inserted sub-module.

Normal operating states of this thyristor-inserted sub-module is shown in Fig. 6. Assuming voltages on capacitors C_1 and C_2 are both V_C , then the working states table can be deducted in Table I. In the working states table, ‘1’ means the switch is driven to be in on-state. ‘0’ means driving signal for

this switch is blocked. The polarity of current and voltage is referred to the reference direction shown in Fig. 6. ‘/’ means no matter the current direction, the output of this sub-module is v_{SM} .

Two dc side fault operating states of the proposed topology are shown in Fig. 7. In Fig. 7(a), corresponding to ‘State 5’ in Table I, although the gate drive pulse is removed, due to characteristics of the thyristor, if the forward current flows through the thyristor, the thyristor will continue freewheeling until the current drops to 0, then the thyristor will be blocked.

In Fig. 7(b), corresponding to ‘State 6’ in Table I, this state requires some special operations to ensure the thyristors will be turned off. The dc side fault blocking control strategy is shown in Fig. 8. The waveform $v_{dc}-t$ shows variation of dc link voltage with time. The waveform $S_{Fault}-t$ shows the dc fault signal of the MMC system. If S_{Fault} is 0, the control strategy of the system is normal state control strategy. If S_{Fault} is 1, the system will work in dc side mode. The waveform of $T_1 \& T_2-t$




Fig. 8. The dc side fault blocking control strategy.




Fig. 6. Normal operating states of thyristor-inserted sub-module. (a) $v_{SM} = 2V_C$. (b) $v_{SM} = V_C$. (c) $v_{SM} = V_C$. (d) $v_{SM} = 0$.




Fig. 7. DC side fault operating states of thyristor-inserted sub-module. (a) $v_{SM} = 2V_C$. (b) $v_{SM} = -V_C$.

TABLE I
WORKING STATES OF THE PROPOSED TOPOLOGY

State	T_1	T_2	T_3	T_4	$Q_1 \& Q_2$	$Q_3 \& Q_4$	i_{SM}	v_{SM}
1	1	0	1	0	1	1	-	$2V_C$
2	1	0	0	1	1	1	-	V_C
3	0	1	1	0	1	1	-	V_C
4	0	1	0	1	1	1	-	0
5	0	0	0	0	0	0	> 0	$2V_C$
6	0	0	0	0	0	0	< 0	$-V_C$

shows the control signal of T_1 and T_2 in the MMC system. Since the first half bridge consists of T_1 and T_2 , they work in complementary mode with dead zones. However, since it is not known what the operating state in Fig. 7 is, the switching state of T_1 and T_2 cannot be determined. Therefore, a rectangle with a diagonal fill indicates they are operating under normal conditions. If $T_1 \& T_2$ is 0, the driving signals of IGBTs T_1 and T_2 are removed. The waveforms of T_3-t and T_4-t have similar meaning. T_3 and T_4 also work in complementary mode with dead zones. The waveform of $Q_1 \& Q_2-t$ shows the control signal of Q_1 and Q_2 in the MMC system. If $Q_1 \& Q_2$ is 1, the driving signals of thyristors Q_1 and Q_2 are applied; if $Q_1 \& Q_2$ is 0, the driving signals of thyristors Q_1 and Q_2 are removed. The waveform of $Q_3 \& Q_4-t$ has similar meaning.

Before t_0 , the MMC system based on the proposed topology works in normal state. Voltage of dc link is $V_{dc,n}$. At t_0 , the MMC system meets with a dc side fault. The dc side voltage starts to drop and current started to flow to the dc fault point. At t_1 , the fault is detected due to the fault detecting delay. The S_{Fault} signal is immediately set and all IGBTs are turned off. The driving pulses for Q_3 and Q_4 are also removed immediately. After a small delay, at t_2 , the driving signal for T_3 is applied to force thyristor Q_3 to turn off. At t_3 , the driving signal of T_3 is removed. At t_4 , driving pulses for Q_3 and Q_4 are removed to share voltage stress on the IGBT module T_3 . In the recovery process, the driving signals of Q_3 and Q_4 are first applied. If no overcurrent occurs, it means the dc side fault is cleared, and the driving signals of Q_1 , Q_2 and the enable signal of all IGBTs can then be applied. If overcurrent occurs, driving pulses for Q_3 and Q_4 are removed and Q_1 , Q_2 and T_3 are turned on to apply a reverse voltage on Q_3 to force it off.

Since the thyristors are all serially connected with IGBTs in the proposed topology, and the gate pulse for the thyristors are always applied to ensure they are in on-state in normal operation state, the switching process of the arm will be

controlled by the IGBT. In [1], the authors have proved that a hybrid series connection can be applicable to dc choppers in high-voltage and high-power applications.

If the current-rising-rate of the thyristor needs to be limited, then a snubber circuit for IGCT [18] can be used in this circuit, as is shown in Fig. 9. In this way, the circuit will greatly improve the robustness at the cost of a slight increase in the loss.




Fig. 9. Proposed sub-module with current-rising-rate limiter.

IV. COMPARISON BETWEEN EXISTING TOPOLOGIES

After analyzing the working states of the proposed topology, comparison between existing topologies with dc side fault blocking capability and the proposed topology can be analyzed.

Cost and loss are always problems to be considered in the construction of converter systems. Since the capacitors of the proposed topology can be the same as with existing topologies, the difference in cost is mainly dependent on the semiconductor devices. Factors that influence the cost of semiconductor devices are quantity, rating and type. The quantity and type of semiconductors can be easily found in the topology. Therefore, only rating of the semiconductor devices should be analyzed.

Since the proposed topology keeps all thyristors on in normal operation state and the thyristors are serially-connected to the IGBT modules, switching transition voltage will only be applied on the IGBT and diode. Therefore, the serially connected thyristors will not increase switching loss. Besides, as is mentioned in the introduction part, in HVDC-MMC systems, there are hundreds of sub-modules in one arm, making the switching frequency quite low. Switching loss is not the major part of loss. So, only conduction loss is analyzed in detail in this section.

A. Voltage Stress Analysis

Voltage stress of the proposed topology can be analyzed in four loops as is shown in Fig. 10. In Fig. 10(a), T_1 , D_1 , T_2 , D_2 and C_1 form a closed loop. Therefore, voltage on the semiconductors will not exceed voltage on C_1 . From Fig. 10(b) and Fig. 10(d), voltage stresses on T_4 , D_4 , Q_3 , Q_4 , D_{a1} and D_{a2} can be derived. Voltage on T_4 , D_4 , Q_3 and Q_4 will not exceed the maximum voltage on C_1 or C_2 , and voltage on the combination of D_{a1} and D_{a2} will not exceed the sum of voltage on C_1 and C_2 . From Fig. 10(b) and Fig. 10(c), voltage on T_3 , D_3 , Q_1 and Q_2 can be derived. Voltage on the




Fig. 10. Four loops for analyzing the voltage stress. (a) Loop 1. (b) Loop 2. (c) Loop 3. (d) Loop 4.

combination of D_3 and Q_1 will not exceed the sum of voltage on C_1 and C_2 .

If the maximum voltage on C_1 and C_2 is represented as $v_{\max C1}$ and $v_{\max C2}$, and proper balancing circuits are applied to all serially connected devices, voltage stress on all devices will not exceed the larger of $v_{\max C1}$ and $v_{\max C2}$. Therefore, the rating of all devices can also be the same as conventional existing topologies.

B. Conduction Loss Analysis

In this part, a relatively simple method is used to calculate conduction loss of the given sub-modules. The calculation method is chosen according to [20].

Taking the 3300 V/1500 A IGBT module FZ1500R33HL3 and 3600 V Thyristor module T901N36TOF of Infineon for conduction loss calculation. The forward voltage of IGBT, diode and thyristor can be represented by (5).

$$\begin{cases} v_{\text{IGBT}}(i) = r_{\text{IGBT}} \cdot i + V_{\text{IGBT}0} \\ v_{\text{diode}}(i) = r_{\text{diode}} \cdot i + V_{\text{diode}0} \\ v_{\text{thyristor}}(i) = r_{\text{thyristor}} \cdot i + V_{\text{thyristor}0} \end{cases} \quad (5)$$

The calculation method of linear fitting coefficients of IGBT and diode can be found in [21], and the linear fitting coefficients of thyristor can be found in its datasheet. All coefficients listed in Table II are obtained at the junction temperature $T_{vj} = 125^\circ\text{C}$.

TABLE II
LOSS COEFFICIENTS OF THE 3300 V/1500 A IGBT MODULE FZ1500R33HL3 AND T901N36TOF OF INFINEON AT $T_{vj} = 125^\circ\text{C}$

Coefficient	Value	Coefficient	Value
r_{IGBT}	1.122 m Ω	$v_{\text{IGBT}0}$	1.459 V
r_{diode}	0.706 m Ω	$v_{\text{diode}0}$	1.175 V
$r_{\text{thyristor}}$	0.413 m Ω	$v_{\text{thyristor}0}$	1.000 V

From Table II, it can be found that the loss coefficients of thyristors are both the lowest one among the three types of

TABLE III
COMPARISON OF DIFFERENT MODULAR MULTILEVEL CONVERTER SUB-MODULE TO OUTPUT TWO LEVEL POSITIVE VOLTAGE

Item	HBSM	CDSM	FBSM	CCDSM	Mixed-cell SM	UFBSM	CCSM	SCDSM	SCSM	Thyristor-inserted SM
Number of IGBTs	4	5	8	8	6	6	6	6	6	4
Number of diodes	4	7	8	8	6	8	8	8	7	6
Number of capacitors	2	2	2	2	2	2	2	2	2	2
Number of thyristors	0	0	0	0	0	0	0	0	0	4
DC side fault blocking capability	Does not have	Has	Has	Has	Has	Has	Has	Has	Has	Has
Normalized conduction loss (*1)	1	1.413	1.826	1.826	1.413	1.826	1.826	1.826	1.413~ 1.826 (*2)	1.306
Total cost of semiconductors	4.4	5.7	8.8	8.8	6.6	6.8	6.8	6.8	6.7	5.4

Note: (*1) The normalized conduction loss is the conduction loss of this topology normalized by the conduction loss of HBSM;

(*2) The average conduction loss of SCSM is greater than CDSM but lower than FBSM [12].

devices, no matter the equivalent resistance r or the threshold voltage V . Then, a qualitative way to understand the conduction loss of the proposed topology is lower than of existing topologies can be obtained by analyzing Fig. 4 and Fig. 6. In existing topologies, current will go through an extra diode or IGBT, but in the proposed topology, current will only go through an extra thyristor. Therefore, conduction loss is lower due to lower forward voltage.

A more detailed comparison table is shown in Table III. In Table III, all topologies can output two level positive voltages, which means two sub-modules are required for HBSM, FBSM and UFBSM while other topologies only need one sub-module to be taken into consideration. The number of semiconductor devices can easily be counted from the different topologies. Conduction loss can also be deducted from the method shown in the appendix with $m_{ac} = 0.816$, $\cos(\phi) = 1$ and $I_{dc} = 800$. To make the results intuitive, the conduction loss of all kinds of topologies are normalized by that of HBSM. It can be found from Table III that conduction loss of the proposed topology is lower than all existing topologies with dc side fault blocking capability listed in the table. Therefore, MMC systems based on the proposed topology has more advantages in conduction loss.

C. Cost Analysis

In this part, a cost evaluation method is chosen according to [22]. Also suppose if IGBT cost is 1, then thyristor is 0.2 and diode is 0.1. The total cost of each sub-module can also be found in Table III.

As can be seen from the result, the proposed topology has the lowest cost among those topologies with fault blocking capability. Therefore, the topology can be applied in the MMC system to reduce cost.

V. SIMULATION VERIFICATION

To verify the dc side fault blocking capability of the proposed topology, simulation of an MMC system based on the proposed topology is conducted in the MATLAB/Simulink environment. The nominal value of the system is shown in Table IV. To show the topology can both block a dc side fault in inverter mode and rectifier mode, both working modes are simulated.

System configuration is shown in Fig. 11. Polarity of all waveforms is given according to the reference direction in

TABLE IV
NOMINAL VALUE OF THE MODELED SYSTEM

Parameter	Value
Rated MMC dc side voltage	60 kV
Rated active power	± 60 MW
RMS ac voltage (L-L)	30 kV
Number of SMs per arm	10
SM capacitor voltage	3 kV
Arm inductance	20 mH
AC side leakage inductance	2 mH
Arm resistance	0.015 Ω
Capacitance of each capacitor	10 mF
Switching frequency	1 kHz




Fig. 11. System configuration in the MATLAB/Simulink environment.

Fig. 11. Since power flow reference direction is from ac side to dc side, the active power P is positive in rectifier mode and negative in inverter mode. Inverter mode simulation results are shown in Fig. 12, and the rectifier mode simulation results are shown in Fig. 13.

To make the simulation closer to the actual system, fault detecting delay and control delay are added to the system, the fault operation strategy worked 100 μ s later than the fault happened.

The dc side fault happens at $t = 0.511$ s. The dc side voltage directly drops to 0 at that point. After the fault is detected, as can be seen from Fig. 12(b), the dc side fault current is immediately restrained to 0, which means the dc side contact




Fig. 12. DC fault blocking and recovery waveforms of the thyristor-inserted MMC system in inverter mode. (a) DC voltage. (b) DC current. (c) Three-phase current. (d) Active and reactive power. (e) Arm currents. (f) Capacitor voltages.

switch can trip without arc. It will be very helpful for the HVDC transmission system with overhead line. Fig. 12(c) shows simulation results of the three phase currents in the modeled system. Three phase currents are restrained to zero soon after the fault is detected. Therefore, the ac grid will not suffer a three-phase short-circuit fault when there is a dc side fault. Fig. 12(d) shows simulation results of the active power and reactive power of the modeled system. Active power can gradually go back to the given value after the dc side fault. Fig. 12(e) shows simulation results of the arm currents of the modeled system. It can be easily found there is no overcurrent in each arm. Therefore, safe and reliable operation of the semiconductor devices can be guaranteed. Fig. 12(f) shows




Fig. 13. DC fault blocking and recovery waveforms of the thyristor-inserted MMC system in rectifier mode. (a) DC voltage. (b) DC current. (c) Three-phase current. (d) Active and reactive power. (e) Arm currents. (f) Capacitor voltages.

simulation results of the capacitor voltages in all arms. The capacitors will not suffer high voltage stress during the fault process and after the recovery process in inverter mode.

In Fig. 13, operation of the converter in rectifier mode is simulated. In Fig. 13(b), dc side overcurrent will be more severe than of the inverter mode due to current direction at the fault instant. Since the fault current direction is from ac side to dc side, the dc side current in rectifier mode will inevitably increase during the dc side fault. However, the fault current can be quickly restrained by applying the fault blocking strategy. In Fig. 13(c), the ac side overcurrent is also restrained to zero immediately. In Fig. 13(d), active power and reactive power of the rectifier MMC system are shown. A spike of reactive power can be found after the dc side fault. That is because of the fault

detecting delay set for the simulated system. In Fig. 13(e), a small overcurrent in arm currents can be observed, which is caused by two reasons. One is the fault detecting delay and the other is force commuting in control strategy. In Fig. 13(f), a more severe capacitor voltages overshoot can be observed due to large arm currents. However, the overvoltage amplitude does not exceed 10% of the nominal operation voltage, which can be withstood by the margin of the capacitors.

VI. CONCLUSION

A novel thyristor-inserted sub-module is proposed in this paper. It has dc side fault blocking capability. Besides, the proposed topology only increases the number of diodes and thyristors when compared to HBSM. Therefore, an MMC system based on the proposed topology can have 7.6% lower conduction loss and 18.2% lower cost than HBSM and FBSM hybrid MMC system. The dc fault blocking control strategy of the proposed topology is introduced and operation of the proposed topology is simulated in the MATLAB/Simulink environment. Results verify the dc side fault blocking capability of the proposed topology.

APPENDIX

For simplicity, a circulating current restraining control method is taken, and assuming the capacitor is large enough, the circulating current restraining control method caused little duty change on each sub-module. Therefore, phase A upper arm current waveform $i(t)$ and duty cycle $d(t)$ can be represented as (A1). The amplitude of fundamental frequency current can be obtained by the loss-free MMC converter model. Parameter m_{ac} represents the modulation ratio. The parameter I_{dc} represents the dc side current. The parameter $\cos(\phi)$ is the power factor of the converter system. The parameter f is the working frequency of the system.

$$\begin{aligned} i(t) &= I_{dc} \cdot \left(\frac{1}{3} + \frac{2}{3m_{ac} \cos(\phi)} \cdot \sin(2\pi f \cdot t + \phi) \right) \\ d(t) &= \frac{1}{2} - \frac{m_{ac}}{2} \sin(2\pi f \cdot t) \end{aligned} \quad (A1)$$

From (A1), the current zero-crossing point can be derived.

$$\begin{aligned} t_1 &= \frac{1}{2\pi f} \left(\pi + \arcsin \left(\frac{m_{ac} \cos(\phi)}{2} \right) - \phi \right) \\ t_2 &= \frac{1}{2\pi f} \left(2\pi - \arcsin \left(\frac{m_{ac} \cos(\phi)}{2} \right) - \phi \right) \end{aligned} \quad (A2)$$

From [23], the conduction loss of all semiconductor devices in the proposed topology can be represented in (A3).

Equation (A3) shows the relationship of how the duty cycle and current influence the loss of the devices. The duty decides how long the device is on, therefore, current can flow through the device to produce a conduction loss. For a device always in on-state, the conduction loss only depends on the current. For example, when the current is positive, which means the current is in the same direction with the reference current, it must flow through Q_1 or Q_4 . Since Q_1 and Q_4 are always on, the conduction loss on them can be represented without duty cycle.

For other topologies listed in this paper, there are no thyristor conduction losses, but there are extra diode and IGBT losses which can be represented as (A4):

$$\begin{aligned} P_{T1} &= f \cdot \int_{t_1}^{t_2} (-i(t)) \cdot v_{IGBT}(-i(t)) dt \\ P_{D1} &= f \cdot \int_{t_2 - \frac{1}{f}}^{t_1} i(t) \cdot v_{diode}(i(t)) dt \\ P_{T2} &= f \cdot \int_{t_2 - \frac{1}{f}}^{t_1} i(t) \cdot v_{IGBT}(i(t))(1 - d(t)) dt \\ P_{D2} &= f \cdot \int_{t_1}^{t_2} (-i(t)) \cdot v_{diode}(-i(t))(1 - d(t)) dt \\ P_{Q1\&Q4} &= f \cdot \int_{t_2 - \frac{1}{f}}^{t_1} i(t) \cdot v_{thyristor}(i(t)) dt \\ P_{Q2\&Q3} &= f \cdot \int_{t_1}^{t_2} (-i(t)) \cdot v_{thyristor}(-i(t)) dt \quad (A3) \\ P_{extra_diode} &= f \cdot \int_{t_2 - \frac{1}{f}}^{t_1} i(t) \cdot v_{diode}(i(t)) dt \\ P_{extra_IGBT} &= f \cdot \int_{t_1}^{t_2} (-i(t)) \cdot v_{IGBT}(-i(t)) dt \quad (A4) \end{aligned}$$

After figuring out all devices conduction loss, the total conduction loss of all existing topologies can be represented as:

$$\begin{aligned} P_{HBSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ P_{CDSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + P_{extra_diode} + P_{extra_IGBT} \\ P_{FBSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + 2 \times (P_{extra_diode} + P_{extra_IGBT}) \\ P_{CCDSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + 2 \times (P_{extra_diode} + P_{extra_IGBT}) \\ P_{Mixed-cellSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + P_{extra_diode} + P_{extra_IGBT} \\ P_{UFBSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + 2 \times (P_{extra_diode} + P_{extra_IGBT}) \\ P_{CCSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + 2 \times (P_{extra_diode} + P_{extra_IGBT}) \\ P_{SCDSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + 2 \times (P_{extra_diode} + P_{extra_IGBT}) \\ P_{thyristor-insertedSM} &= 2 \times (P_{T1} + P_{D1} + P_{T2} + P_{D2}) \\ &\quad + P_{Q1\&Q4} + P_{Q2\&Q3} \end{aligned} \quad (A5)$$

In the specific situation where $m_{ac} = 0.816$, $\cos(\phi) = 1$ and $I_{dc} = 800$, conduction loss can get a numerical solution. After that, all conduction loss can be normalized by P_{HBSM} to obtain normalized conduction loss in Table III.

REFERENCES

- [1] S. Debnath, J. C. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: a review," *IEEE Transactions on Power Electronics*, vol. 30, no. 1, pp. 37–53, Jan. 2015.

- [2] L. Zhang, Y. T. Zou, J. C. Yu, J. C. Qin, V. Vittal, G. G. Karady, D. Shi, and Z. W. Wang, "Modeling, control, and protection of modular multilevel converter-based multi-terminal HVDC systems: a review," *CSEE Journal of Power and Energy Systems*, vol. 3, no. 4, pp. 340–352, Dec. 2017.
- [3] R. Marquardt, "Modular multilevel converter: an universal concept for HVDC-networks and extended DC-bus-applications," in *The 2010 International Power Electronics Conference-ECCE ASIA-*, Sapporo, Japan, 2010, pp. 502–507.
- [4] X. Zhao, L. Chen, G. Li, J. Xu and J. Yuan, "Coordination Method for DC Fault Current Suppression and Clearance in DC Grids," *CSEE Journal of Power and Energy Systems*, vol. 8, no. 5, pp. 1438–1447, Sep. 2022.
- [5] A. A. Elserougi, A. S. Abdel-Khalik, A. M. Massoud, and S. Ahmed, "A new protection scheme for HVDC converters against DC-side faults with current suppression capability," *IEEE Transactions on Power Delivery*, vol. 29, no. 4, pp. 1569–1577, Aug. 2014.
- [6] X. Q. Li, Q. Song, W. H. Liu, H. Rao, S. K. Xu, and L. C. Li, "Protection of nonpermanent faults on DC overhead lines in MMC-based HVDC systems," *IEEE Transactions on Power Delivery*, vol. 28, no. 1, pp. 483–490, Jan. 2013.
- [7] G. J. Ding, G. F. Tang, Z. Y. He, and M. Ding, "New technologies of voltage source converter (VSC) for HVDC transmission system based on VSC," in *2008 IEEE Power and Energy Society General Meeting-Conversion and Delivery of Electrical Energy in the 21st Century*, Pittsburgh, PA, USA, 2008, pp. 1–8.
- [8] C. M. Franck, "HVDC circuit breakers: a review identifying future research needs," *IEEE Transactions on Power Delivery*, vol. 26, no. 2, pp. 998–1007, Apr. 2011.
- [9] X. Zhao, G. Li, J. Xu and J. Yuan, "A clamping type DC circuit breaker with short fault isolation time and low energy dissipation," *CSEE Journal of Power and Energy Systems*, doi: 10.17775/CSEEJPES.2020.05180.
- [10] J. C. Qin, M. Saeedifard, A. Rockhill, and R. Zhou, "Hybrid design of modular multilevel converters for HVDC systems based on various submodule circuits," *IEEE Transactions on Power Delivery*, vol. 30, no. 1, pp. 385–394, Feb. 2015.
- [11] R. Li, J. E. Fletcher, L. Xu, D. Holliday, and B. W. Williams, "A hybrid modular multilevel converter with novel three-level cells for DC fault blocking capability," *IEEE Transactions on Power Delivery*, vol. 30, no. 4, pp. 2017–2026, Aug. 2015.
- [12] A. Nami, L. W. Wang, F. Dijkhuizen, and A. Shukla, "Five level cross connected cell for cascaded converters," in *2013 15th European Conference on Power Electronics and Applications (EPE)*, Lille, France, 2013, pp. 1–9.
- [13] G. P. Adam, K. H. Ahmed, and B. W. Williams, "Mixed cells modular multilevel converter," in *2014 IEEE 23rd International Symposium on Industrial Electronics (ISIE)*, Istanbul, Turkey, 2014, pp. 1390–1395.
- [14] A. A. Elserougi, A. M. Massoud, and S. Ahmed, "A switched-capacitor submodule for modular multilevel HVDC converters with DC-fault blocking capability and a reduced number of sensors," *IEEE Transactions on Power Delivery*, vol. 31, no. 1, pp. 313–322, Feb. 2016.
- [15] Z. R. Zhang, Z. Xu, and Y. L. Xue, "Valve losses evaluation based on piecewise analytical method for MMC–HVDC links," *IEEE Transactions on Power Delivery*, vol. 29, no. 3, pp. 1354–1362, Jun. 2014.
- [16] C. Peng and R. Li, "A low conduction loss modular multilevel converter sub-module topology with DC fault blocking capability," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, New Orleans, LA, USA, 2020, pp. 535–539.
- [17] C. Peng and R. Li, "A low conduction loss modular multilevel converter topology with DC fault blocking capability and reduced capacitance," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 7, pp. 1299–1303, Jul. 2020.
- [18] I. G. Park and S. M. Lee, "Hybrid series connection of a controllable switch and thyristors," *IEEE Transactions on Industry Applications*, vol. 36, no. 1, pp. 206–211, Jan./Feb. 2000.
- [19] B. Zhao, R. Zeng, J. G. Li, T. Y. Wei, Z. Y. Chen, Q. Song, and Z. Q. Yu, "Practical analytical model and comprehensive comparison of power loss performance for various MMCs based on IGCT in HVDC application," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 2, pp. 1071–1083, Jun. 2019.
- [20] P. S. Jones and C. C. Davidson, "Calculation of power losses for MMC-based VSC HVDC stations," in *2013 15th European Conference on Power Electronics and Applications (EPE)*, Lille, France, 2013, pp. 1–10.
- [21] L. M. Yang, Y. H. Li, Z. X. Li, P. Wang, S. K. Xu, and R. F. Gou, "A simplified analytical calculation model of average power loss for modular multilevel converter," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 3, pp. 2313–2322, Mar. 2019.
- [22] X. B. Zhao, J. P. Ding, J. Z. Xu, and J. S. Yuan, "The auxiliary full-bridge converter based hybrid MMC with low voltage operation and DC fault ride-through capabilities," *CSEE Journal of Power and Energy Systems*, vol. 8, no. 3, pp. 864–871, May 2022.
- [23] J. G. Li, X. G. Zhao, Q. Song, H. Rao, S. K. Xu, and M. Chen, "Loss calculation method and loss characteristic analysis of MMC based VSC-HVDC system," in *2013 IEEE International Symposium on Industrial Electronics*, Taipei, China, 2013, pp. 1–6.



Cheng Peng received the Master's degree in Electrical Engineering from Shanghai Jiao Tong University, China, in 2021. He is currently pursuing the Ph.D. degree in the Key Laboratory of Control of Power Transmission and Conversion (Shanghai Jiao Tong University), Ministry of Education, Shanghai, China. His current research interests include modular multilevel converter and battery management system.



Rui Li received the Ph.D. degree in Electrical Engineering from Zhejiang University, Hangzhou, China, in 2010. From 2008 to 2009, he was an Academic Guest with the Power Electronic Systems Laboratory, Swiss Federal Institute of Technology, Zürich, Switzerland. From 2014 to 2015, he was a Postdoctoral Research Scholar with the Center for Advanced Power Systems, Department of Electrical and Computer Engineering, College of Engineering, Florida State University, Tallahassee, FL, USA. Since 2010, he has been with the School of Electronics Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China, where he has been a Professor since 2019. His current research interest includes the application of power electronics in battery energy storage and renewable energy conversion. He was a recipient of the IEEE Power Electronics Society Transactions Second Prize Paper Award, in 2015.



Xu Cai received the B.Eng. degree from Southeast University, Nanjing, China, in 1983, the M.Sc. degree and the Ph.D. degree from China University of Mining and Technology, Jiangsu, China, in 1988 and 2000, respectively. He was with the Department of Electrical Engineering, China University of Mining and Technology, as an Associate Professor from 1989 to 2001. He joined Shanghai Jiao Tong University, as a Professor from 2002, Director of Wind Power Research Center of Shanghai Jiao Tong University from 2008 and Vice Director of State

Energy Smart Grid R&D Center (Shanghai) from 2010 to 2013. His special fields of interest lie in power electronics and renewable energy exploitation and utilization, including wind power converters and wind turbine.