Coordinated Control of Parallel Three-phase Four-wire Converters in Autonomous AC Microgrids

Rui Liu, Li Guo, *Member*, *IEEE*, and Xialin Li, *Member*, *IEEE*

Abstract—The coordinated control of parallel three-phase fourwire converters in autonomous AC microgrids is investigated in this paper. First, based on droop control, virtual impedance is inserted in positive-, negative- and zero-sequences to enhance system damping and imbalance power sharing. Then, to facilitate virtual impedance design, small signal models of the three-sequence equivalent circuits are established respectively. Corresponding indexes are proposed to comprehensively evaluate the impact of sequence virtual impedance on current sharing accuracy, voltage quality at the point of common coupling (PCC) and system stability. In addition, constraint of DClink voltage is also considered to avoid over modulation when subjected to unbalanced loads. Furthermore, to address the PCC voltage degradation resulting from virtual impedance, a voltage imbalance compensation method, based on low-bandwidth communication, is proposed. Finally, simulation and experimental results are provided to verify the correctness of the theory model, indicating that the proposed method can achieve PCC voltage restoration while guaranteeing the current sharing accuracy with desirable dynamics.

Index Terms—AC microgrids, sequence virtual impedance, three-phase four-wire (3P4W) converter, voltage imbalance compensation.

NOMENCLATURE

Manuscript received July 31, 2020; revised December 31, 2020; accepted February 22, 2021. Date of online publication December 30, 2021; date of current version October 24, 2023.

R. Liu, L. Guo and X. L. Li (corresponding author, email: xialinlee@tju. edu.cn) are with the Key Laboratory of Smart Grid of Ministry of Education, Tianjin University, Tianjin 300072, China. DOI: 10.17775/CSEEJPES.2020.03650

2096-0042 © 2020 CSEE. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).

I. INTRODUCTION

EXECU SECU SECULAR SUPER SECULAR SUPER USE OF THE USE O used to smooth transient power fluctuations and enhance system stability in power distribution and microgrids (MGs) with large-scale integration of renewable generations [\[1\]](#page-12-0), [\[2\]](#page-13-0), as well as to provide auxiliary services in improving power quality and demand response [\[3\]](#page-13-1). Especially, in low-voltage autonomous AC MGs, ESSs play a key role in stabilizing frequency and voltage [\[4\]](#page-13-2), [\[5\]](#page-13-3). Moreover, distributed ESSs, with modular parallel four-wire converters, can accommodate unbalanced loads, such as single-phase loads, without extra Y-delta transformers, as well as improve redundancy and reliability, and achieve flexible configuration with respect to different power rating considerations. Common three-phase four-wire (3P4W) converter structures can be classified as two-level three-leg [\[6\]](#page-13-4), two-level four-leg [\[7\]](#page-13-5), [\[8\]](#page-13-6), three-level three-leg [\[9\]](#page-13-7) and three-level four-leg [\[10\]](#page-13-8), etc. Because of the advantages of low common mode voltage and low switching loss, this paper selects the T-type three-level three-leg fourwire converter. When subjected to unbalanced loads, how to enhance current sharing, improve PCC voltage quality, and ensure system stability in parallel 3P4W converters have become prominent challenges to be addressed, and are the main motivation of this paper.

To facilitate power sharing among converters in autonomous MGs when feeder impedance is mismatched, modified methods based on $P-f$ and $Q-V$ droop control had been developed in both three-phase three-wire (3P3W) [\[11\]](#page-13-9)–[\[18\]](#page-13-10) and threephase four-wire (3P4W) [\[19\]](#page-13-11)–[\[21\]](#page-13-12) systems. In 3P3W systems, one practical method was to reshape the converters' output impedance by a relatively large virtual impedance, so that the discrepancy of feeder impedance could be trivialized [\[12\]](#page-13-13), [\[13\]](#page-13-14). The other methods were to dynamically adjust each converter's virtual impedance in accordance with the feedbacked current information [\[15\]](#page-13-15)–[\[18\]](#page-13-10). In the 3P4W system, where additional zero-sequence (ZS) current return paths existed, the design of ZS virtual impedance has been described in [\[19\]](#page-13-11). An intriguing method to transform power sharing issues among 3P4W converters into each phase respectively was proposed in [\[20\]](#page-13-16), with secondary control used to eliminate deviations of the frequency, phase angle and voltage amplitude among the three phases. Nevertheless, low-bandwidths for decoupling multiple control loops may result in slow dynamics. Conservative power theory was adopted in [\[21\]](#page-13-12) to extract balance, unbalance and harmonic current for virtual impedance applications in the a-b-c reference frame.

In the above studies, it was validated that sequence virtual impedances which far exceed the feeder impedance could help to share reactive and imbalance powers proportionally without additional communication. Although the PS and NS current sharing in 3P3W MGs have been discussed, in 3P4W MGs where an additional zero-sequence (ZS) current return path existed, ZS virtual impedance should be specially designed to realize ZS current sharing. Existing research separately investigates the design of virtual impedance for specific purposes. How to evaluate the impact of the sequence virtual impedance comprehensively and quantitatively on current sharing accuracy, PCC voltage quality and system stability is still an open area and should be clarified. In addition, voltages in light-load phases may be overmodulated if excessive negativesequence (NS) or ZS virtual impedance is applied. DC-link voltage restriction was rarely considered in virtual impedance architecture in existing parallel 3P4W converters.

Feeder impedance, NS and ZS virtual impedance will aggravate the PCC voltage imbalance as unbalanced loads are supplied. For voltage amplitude and imbalance compensation in 3P3W systems, one approach is to change the injection of positive-sequence (PS) reactive and NS power [\[22\]](#page-13-17). The other is to simultaneously adjust the PS and NS voltage references of the converters according to signals generated by a centralized voltage compensator [\[23\]](#page-13-18)–[\[25\]](#page-13-19). A distributed voltage recovery method, through exchanging the integral items of the secondary controllers, is proposed in [\[26\]](#page-13-20) to achieve voltage compensation and power sharing at the same time, but the scenario in which mismatched feeder impedance occurs hasn't been considered. In the 3P4W system, the extra ZS component in PCC voltage should be taken into consideration. Existing key-node voltage imbalance compensation methods by means of virtual impedance adaptation [\[19\]](#page-13-11) tend to decrease current sharing accuracy. Using the signal transformation contrived in [\[23\]](#page-13-18)–[\[25\]](#page-13-19) to translate ZS voltage signals into DC quantities for transmission by low-bandwidth communication (LBC) seems to be a feasible solution for ZS voltage compensation. Therefore, how to compensate the imbalance of PCC voltage in 3P4W MGs while maintaining the current sharing accuracy requires further study.

The main motivation of this paper is to address the aforementioned issues of parallel 3P4W converters in islanded AC MGs. First, the DC-link voltage restriction for virtual impedance design is formulated to avoid over modulation. Second, corresponding indexes are comprehensively and quantitatively proposed to evaluate the impact of sequence virtual impedance on current sharing accuracy, PCC voltage quality and system stability, so as to achieve the optimal and robust design of virtual impedance. Third, a voltage imbalance compensation method based on LBC is proposed to realize voltage compensation. Compared with methods for 3P3W MGs [\[23\]](#page-13-18)– [\[25\]](#page-13-19), compensators for mitigating ZS components of PCC voltage in 3P4W AC MGs are elaborately designed to provide high quality power for single-phase loads. Meanwhile, the accuracy of current sharing is ensured.

The remainder of this paper is organized as follows. The structure of parallel 3P4W converters is illustrated in Section II. In Section III, basic $P-f$ and $Q-V$ droop with sequence virtual impedance for parallel 3P4W converters is first reviewed. Then, small signal models of the three sequence circuits are established. Moreover, corresponding indexes are quantitatively proposed to evaluate the impact of sequence virtual impedance on the 3P4W system. In Section IV, the voltage imbalance compensation method based on LBC is presented. Simulation and experimental validations are provided in Sections V and VI respectively. Section VII concludes this paper.

II. CONFIGURATION OF AC MG COMPOSED OF PARALLEL 3P4W CONVERTERS

The considered 3P4W AC MG is illustrated in Fig. 1. Two converter units (Conv₁ and Conv₂) and PCC loads (Z_{load}) are connected to the common AC bus. Each converter is controlled by a local controller in real time, which is connected to the microgrid central controller (MGCC) via LBC. Algorithms embedded in the local controller achieve voltage control and power sharing according to $P-f$ and $Q-V$ droop characteristics. The MGCC samples and processes the PCC voltage to generate PS, NS and ZS voltage compensation signals, which are broadcasted to converter units to realize voltage imbalance compensation. The LCL structure is employed as an AC side filter, whose neutral point is connected to that of the DC link capacitors via L_n [\[27\]](#page-13-21). Z_{line_1} and Z_{line_2} represent the discrepancies between the feeder lengths and series reactors for refining the harmonic characteristics of specific converters. C_{dc1} and C_{dc2} can be directly connected to batteries or through a front-end DC/DC interface. To simplify the discussion, ideal DC-link capacitors with constant DC voltage are assumed in this paper [\[14\]](#page-13-22).

III. IMPACT OF SEQUENCE VIRTUAL IMPEDANCE ON CURRENT SHARING, PCC VOLTAGE QUALITY AND SYSTEM STABILITY

A. Implementation of Local Controller

As shown in Fig. 1, the local controller consists of a power calculation, droop control, current extraction, virtual impedance and voltage control.

1) Power Calculation: p and q are calculated according to $u_{C_{\alpha\beta}0}$ and $i_{L2_{\alpha\beta}}^{+}$ in (1). Then, p and q are filtered by lowpass filters, yielding P and Q respectively.

$$
\begin{cases} p = 1.5 \left(u_{C_{\alpha}} u_{L2_{\alpha}}^{+} + u_{C_{\beta}} u_{L2_{\beta}}^{+} \right) \\ q = 1.5 \left(u_{C_{\beta}} u_{L2_{\alpha}}^{+} - u_{C_{\alpha}} u_{L2_{\beta}}^{+} \right) \end{cases}
$$
 (1)

2) Droop Control: P-f and Q-V droop control is implemented by (2):

$$
\begin{cases}\n\omega = \omega^* + k_{Pf}(P^* - P) \\
U = U^* + k_{QU}(Q^* - Q)\n\end{cases}
$$
\n(2)

where θ can be derived by the integration of ω .

3) Current Extraction and Virtual Impedance: A Secondorder generalized integral quadrature signal generator (SOGI-QSG) and positive-/negative-sequence calculation (PNSC) [\[28\]](#page-13-23) are utilized to extract fundamental currents $i_{L2\alpha\beta}^+$, $i_{L2\alpha\beta}^$ and $i_{L2,0}$. In order to share the currents and enhance system stability, when feeder impedance mismatch occurs, the sequence virtual impedance is generally inserted as (3):

$$
\begin{cases}\nu'_{\alpha_{\text{ref}}}=u_{\alpha_{\text{ref}}}-R_{\text{v}}^{+}i_{L2_{-\alpha}}^{+}+\omega L_{\text{v}}^{+}i_{L2_{-\beta}}^{+} \\
-\left.R_{\text{v}}^{-}i_{L2_{-\alpha}}^{-}-\omega L_{\text{v}}^{-}i_{L2_{-\beta}}^{-} \\
u'_{\beta_{\text{ref}}}=u_{\beta_{\text{ref}}}-\omega L_{\text{v}}^{+}i_{L2_{-\alpha}}^{+}-R_{\text{v}}^{+}i_{L2_{-\beta}}^{+} \\
+\omega L_{\text{v}}^{-}i_{L2_{-\alpha}}^{-}-R_{\text{v}}^{-}i_{L2_{-\beta}}^{-} \\
u'_{0_{\text{ref}}}=-R_{\text{v0}}i_{L2_{-\alpha}}\n\end{cases}
$$
\n(3)

where $u_{\alpha\beta}$ ref are generated by $dq/\alpha\beta$ transformation of U and θ. $u'_{\alpha\beta0}$ _{ref} can be acquired after adding the sequence virtual impedance.

4) Voltage Control: In the voltage control loop, quasiproportional resonant control (G_{v_PR}) is adopted for the voltage outer loop. An extra integral item is employed in the ZS voltage control (G_{v_PIR}) to eliminate the DC component. Proportional control (G_i) is utilized for the current inner loop. $e_{\alpha\beta0}$ is modulated by sinusoidal pulse width modulation (SPWM) to generate a driving signal for the semiconductor devices. When the voltage compensation is enabled, signals from the MGCC are resynthesized into the $\alpha\beta$ 0 reference frame and added to $u'_{\alpha\beta 0_{\text{ref}}}$ as shown in the red part of Fig. 1.

$$
\begin{cases}\nG_{v_{-}} \text{PR} = k_{\text{p}_{-}v} + \frac{2k_{\text{r}_{-}v}\omega_{c}s}{s^{2} + 2\omega_{c}s + \omega^{2}} \\
G_{v_{-}PIR} = k_{\text{p}_{-}v} + \frac{k_{\text{i}_{-}v}}{s} + \frac{2k_{\text{r}_{-}v}\omega_{c}s}{s^{2} + 2\omega_{c}s + \omega^{2}} \\
G_{i} = k_{\text{p}_{-}i}\n\end{cases} (4)
$$

It is noteworthy that the model here is used for refining the primary-level control, so $u_{\text{com}_\alpha\beta0}$ is regarded as a constant with the dynamics of the secondary-level control omitted. Using an AC MG composed of two parallel 3P4W converters as an example, according to the theorem of symmetrical components, small-signal models of the three-sequence circuits can be established respectively [\[19\]](#page-13-11).

B. Impact of PS Virtual Impedance on Reactive Power Sharing, PCC Voltage Amplitude and System Stability

In the PS circuit, the modeling method based on the complex number matrix is adopted [\[13\]](#page-13-14). Around the equilibrium point, (5) can be derived by introducing a small disturbance $[\Delta \theta_1, \Delta \theta_2, \Delta U_{C_1}, \Delta U_{C_2}]^T$ to the voltage reference angles and amplitudes of $Conv_1$ and $Conv_2$ which is illustrated in appendix A. Apparently, the characteristic equation of the PS circuit is $\det(G^+) = 0$.

$$
G^{+}X = 0
$$

$$
X = \begin{bmatrix} \Delta \theta_1 & \Delta \theta_2 & \Delta U_{C_{-}1} & \Delta U_{C_{-}2} \end{bmatrix}^{\mathrm{T}}
$$
 (5)

According to the parameters of a mainstream modular 3P4W converter in Table I, stability of the PS circuit is

TABLE I PARAMETERS OF THE 3P4W CONVERTER

Sub System	Parameter	Variable	Value
Power stage	Rated power	$S_{\rm rated}$	30 kVA
	LCL filter	L_1, C	500 µH, 20 µF
		(R_{d}) , L_{2}	(0.22Ω) , 120 µH
	Zero-sequence inductance	L_n	$500 \mu H$
	DC-link capacitors voltage	$u_{\text{dc1}}, u_{\text{dc2}}$	350 V, 350 V
Control system	Power time constant	$\overline{T}_{PQ_\text{LPF}}$	0.0017 s
	Rated angular frequency	ω^*	314 rad/s
	Rated voltage amplitude	U^*	311 V
	Pf droop gain	k_{Pf}	0.10472 kW/(rad/s)
	QU droop gain	k_{QU}	0.33 kVar/V
	Voltage control	$k_{\rm p} v, k_{\rm i} v,$	1, 10, 6.5 rad/s
		ω_{c}	
	Current control	k_{p_i}	0.8
	Switching frequency	$T_{\rm s}$	15 kHz

Fig. 2. Closed-loop poles of PS circuit.

discussed. As shown in Fig. 2, with the increase of the PS virtual inductance value, dominant conjugate poles Eig.1 and Eig.2 approach the real axis with the damping ratio ζ^+ increasing. Then Eig.1 and Eig.2 convert to negative real poles and the system is overdamped. However, when PS virtual inductance further increases, one of the negative real poles goes to the origin, which indicates that the system becomes less stable.

To evaluate the accuracy of PS reactive power sharing, PS unit circulating reactive power λ_Q^+ is defined in (6). The rate of voltage amplitude deviation λ_{u}^{\uparrow} can be defined as (7).

$$
\lambda_Q^+ = \frac{|Q_1 - Q_2|}{Q_{\text{load}}} \times 100\%
$$
 (6)

$$
\lambda_u^+ = \frac{|U_{\text{PCC}} - U^*|}{U^*} \times 100\% \tag{7}
$$

Let the feeder impedance of Conv₁ and Conv₂ be 100 μ H $+ 0.01 \Omega$ and 200 μ H $+ 0.02 \Omega$ respectively. To ensure power decoupling, only virtual inductance is employed. ζ^+ , λ_Q^+ and λ_{u}^{+} with the variation of L_{v}^{+} are shown in Fig. 3. With the increase of the PS virtual inductance, the PS unit circulating reactive power decreases and the stability of the PS circuit increases, and the PCC voltage amplitude deviation increases.

C. Impact of NS Virtual Impedance on NS Current Sharing, NS Component in PCC Voltage and System Stability

When the PS circuit is stable, ω stays constant and $u_{\alpha\beta}$ ref generated by the droop control contains only the PS component. The NS current consumed by unbalanced loads can

Fig. 3. Relationship between L_v^+ and ζ^+ , λ_Q^+ , λ_u^+ .

be modeled as a current source $i_{L2\alpha\beta}^{-1}$ [\[14\]](#page-13-22). According to the superposition theorem, it is assumed that $i_{L2 \alpha\beta0}$ contains only NS component $i_{L2_\alpha\beta}^-$. The transfer function of the NS circuit is formulated in (8) and the detail expression of G_1^-, G_2^- and Z^- can be found in Appendix B.

$$
\begin{bmatrix} u_{\text{PCC}_\alpha}^- \\ u_{\text{PCC}_\beta}^- \end{bmatrix} = \boldsymbol{G}_1^- \begin{bmatrix} u_{1_\text{com}_\alpha}^- \\ u_{1_\text{com}_\beta}^- \end{bmatrix} + \boldsymbol{G}_2^- \begin{bmatrix} u_{2_\text{com}_\alpha}^- \\ u_{2_\text{com}_\beta}^- \end{bmatrix} + \boldsymbol{Z}^- \begin{bmatrix} i_{L2_\alpha}^- \\ i_{L2_\beta}^- \end{bmatrix} \tag{8}
$$

For a typical case that only NS virtual resistance R_v^- is inserted, the Bode diagrams of elements in NS equivalent impedance matrix Z^- are shown in Fig. 4. The amplitudefrequency and phase-frequency characteristics of diagonal elements in \mathbf{Z}^- (i.e., α - α axis and β - β axis impedance) are consistent, and the amplitude-frequency response around the fundamental frequency increases with R_v^- . The phase-frequency characteristics of off-diagonal elements (i.e., α - β axis and β - α axis impedance) differ by 180° and the amplitude-frequency response around the fundamental frequency increases with R_v^- . Therefore, the NS equivalent impedance around the fundamental frequency can be controlled by $R_{\rm v}^-$. The Bode diagrams of the elements in the NS voltage control matrix G_1^- are shown in Fig. 5. Considering that NS current is concentrated around the fundamental frequency and the component α lags the component β by 90°, through extracting the characteristics of each element in G_1^- , G_2^- , and Z^- around fundamental frequency, (8) can be simplified as (9). It is obvious that the equivalent impedance of the NS circuit is dominated by the NS virtual resistance.

$$
\begin{bmatrix}\nu_{\text{PCC}_{\alpha}} \\
u_{\text{PCC}_{\beta}}^-\n\end{bmatrix} \approx \begin{bmatrix}\n1/2 & 0 \\
0 & 1/2\n\end{bmatrix} \begin{bmatrix}\nu_{1\text{-com}_{\alpha}} \\
u_{1\text{-com}_{\beta}}^-\n\end{bmatrix} + \begin{bmatrix}\n1/2 & 0 \\
0 & 1/2\n\end{bmatrix} \begin{bmatrix}\nu_{2\text{-com}_{\alpha}}^-\n\end{bmatrix} - \frac{R_{\text{v}}^-\n}{2} \begin{bmatrix}\n1 & 0 \\
0 & 1\n\end{bmatrix} \begin{bmatrix}\n\tilde{i}_{L2\alpha}^-\n\end{bmatrix} \tag{9}
$$

Closed-loop poles of the NS circuit are shown in Fig. 6. As the NS virtual resistance increases, dominant conjugate poles Eig.1 and Eig.2 show an inconspicuous trend of approaching the imaginary axis, indicating that the impact on system stability is trivial.

In order to evaluate the error of NS current sharing, NS unit circulating current λ_i^- is defined as (10). PCC NS voltage λ_u resulted from unit NS current can be defined as (11).

Fig. 4. Bode diagram of main elements in Z−.

Fig. 5. Bode diagram of main elements in G_1^- .

Fig. 6. Closed-loop poles of negative-sequence circuit.

Fig. 7. Relationship between R_v^- and λ_i^- , λ_u^- .

 λ_i^- and λ_u^- with the variation of R_v^- are shown in Fig. 7. With the increase of the NS virtual resistance, the NS current sharing error decreases, but the NS component in PCC voltage increases.

$$
\begin{cases}\n\begin{bmatrix}\n\Delta i_{L2,\alpha}^{-} \\
\Delta i_{L2,\beta}^{-}\n\end{bmatrix} = \begin{bmatrix}\n i_{L2-1,\alpha}^{-} \\
 i_{L2-1,\beta}^{-}\n\end{bmatrix} - \begin{bmatrix}\n i_{L2,2,\alpha}^{-} \\
 i_{L2,2,\beta}^{-}\n\end{bmatrix} = G_{\Delta i}^{-} \begin{bmatrix}\n i_{L2,\alpha}^{-} \\
 i_{L2,\beta}^{-}\n\end{bmatrix} \\
\lambda_i^{-} = \sqrt{\frac{\Delta i_{L2,\alpha}^{-}^{2} + \Delta i_{L2,\beta}^{-2}}{i_{L2,\alpha}^{-}^{2} + i_{L2,\beta}^{-2}}}\bigg|_{\omega=\omega*} \times 100\%\n\end{cases}
$$
\n(10)

$$
\lambda_u^- = \sqrt{\frac{u_{\text{PCC}_{_}}^2 + u_{\text{PCC}_{_}}^2}{i_{L2_{_}}^2 + i_{L2_{_}}^2}}\bigg|_{\omega = \omega_*}
$$
(11)

D. Impact of ZS Virtual Impedance on ZS Current Sharing, ZS Component in PCC Voltage and System Stability

The ZS current consumed by unbalanced loads can be modeled as a current source i_{L2} [\[19\]](#page-13-11). According to the superposition theorem, it is assumed that the $i_{L2 \alpha\beta0}$ contains only ZS component i_{L2} 0. The transfer function of the ZS circuit is formulated in (12) and the detail expression of $G_{0,1}$, $G_{0,2}$ and Z_0 can be found in Appendix D.

$$
u_{\rm PCC_0} = G_{0_1} u_{1_{\rm com_0}} + G_{0_2} u_{2_{\rm com_0}} + Z_0 i_{L2_{\rm on}} \tag{12}
$$

For a typical case that only virtual resistance $R_{\rm v,0}$ is inserted, the Bode diagram of system ZS equivalent impedance Z_0 is shown in Fig. 8(a). The ZS equivalent impedance around the fundamental frequency can be controlled by R_{v_0} . The Bode diagrams of ZS voltage control transfer function $G₀$ ₁ is shown in Fig. 8(b). Considering that ZS current is concentrated around the fundamental frequency, by extracting the characteristics of $G_{0,1}$, $G_{0,2}$, and Z_0 around fundamental frequency, (12) can be simplified as (13). It is obvious that the equivalent impedance of the ZS circuit is dominated by the ZS virtual resistance.

$$
u_{\text{PCC_0}} = \frac{1}{2}u_{1\text{-com_0}} + \frac{1}{2}u_{2\text{-com_0}} - \frac{R_{v_0}}{2}i_{L2\text{-0}} \tag{13}
$$

Closed-loop poles of the ZS circuit are shown in Fig. 9. As the increase of ZS virtual resistance, conjugate poles Eig.1 and Eig.2 approach the imaginary axis. Conjugate poles Eig.3 and Eig.4 move away from the imaginary axis. Overall, the system stability is generally unchanged with the variation of ZS virtual.

In order to evaluate the error of ZS current sharing, ZS unit circulating current λ_{i_0} is defined in (14). PCC ZS voltage $\lambda_{u_{-}0}$ resulted from unit ZS current can be defined as (15). λ_{i_0} and λ_{u_0} with the variation of R_{v_0} are shown in Fig. 10. With the increase of the ZS virtual resistance, the ZS current sharing error decreases, but the ZS component in PCC voltage increases.

$$
\begin{cases}\n\Delta i_{L2_0} = i_{L2_1_0} - i_{L2_2_0} = G_{\Delta i_0} i_{L2_0} \\
\lambda_{i_0} = \frac{\Delta i_{L2_0}}{i_{L2_0}} \Big|_{\omega = \omega*} \times 100\% \n\end{cases}
$$
\n(14)

$$
\lambda_{u_0} = \left. \frac{u_{\text{PCC_0}}}{i_{L2_0}} \right|_{\omega = \omega*}
$$
 (15)

Fig. 8. Bode diagrams of Z_0 and $G_{0,1}$.

Fig. 9. Closed-loop poles of zero-sequence circuit.

Fig. 10. Relationship between R_{v_0} and λ_{i_0} , λ_{u_0} .

E. Constraint of the DC-Link Voltage

When unbalanced loads are supplied, voltages in the phase with light loads are prone to over modulate if excessive NS or ZS virtual impedance is inserted. Half of the DC-link voltage should be higher than the total voltage drops on the filter capacitor, the filter inductor and the neutral inductor in each phase. Using phase A as an example, the constraint can be prescribed as:

$$
\frac{u_{\rm dc}}{2} \ge |j\omega L_1 \dot{I}_{\rm a} + j\omega L_{\rm v}^+ \dot{I}^+ + R_{\rm v}^- \dot{I}^- + (R_{\rm v_0} + j\omega L_n)\dot{I}_0 + \dot{U}| \tag{16}
$$

For a general case, three-phase loads with the same power factor and different amplitude are supplied. The maximum value of the amplitude of \dot{I}_a , \dot{I}^+ , \dot{I}^- can be deduced as I_n , $I_n/3$ and $I_n/3$ respectively. The maximum value of the rightside expression of (16) can be derived as:

$$
|j\omega L_1 \dot{I}_a + j\omega L_v^+ \dot{I}^+ + R_v^- \dot{I}^- + (R_{v_0} + j\omega L_n)\dot{I}_0 + \dot{U}| \le
$$

\n
$$
|j\omega L_1 \dot{I}_a| + |j\omega L_v^+ \dot{I}^+| + |R_v^- \dot{I}^-| + |(R_{v_0} + j\omega L_n)\dot{I}_0| + |\dot{U}| \le
$$

\n
$$
I_n \left(\omega (L_1 + L_v^+) + \frac{R_v^- + \sqrt{R_{v_0}^2 + (\omega L_n)^2}}{3} \right) + U_{\text{max}} \quad (17)
$$

where U_{max} is the maximum value of the voltage amplitude reference generated by droop control. Therefore, the constraint of DC-link voltage for designing the sequence virtual impedance is shown as:

$$
\frac{u_{\rm dc}}{2} \ge I_n \left(\omega (L_1 + L_{\rm v}^+) + \frac{R_{\rm v}^- + \sqrt{R_{\rm v,0}^2 + (\omega L_n)^2}}{3} \right) + U_{\rm max}
$$
\n(18)

IV. VOLTAGE IMBALANCE COMPENSATION METHOD BASED ON LOW-BANDWIDTH COMMUNICATION

According to the analysis in Section III, in the 3P4W system, the insertion of three-sequence virtual impedance will cause PCC voltage degradation, including amplitude deviation and imbalance, which aggravates with the load increasing. A controller area network (CAN) has been extensively used in industrial field, and is selected as the LBC for the transmission

Fig. 11. Schematic of the voltage imbalance compensation method.

of compensation signals in this paper. The generation of compensation signals in MGCC can be summarised as follows.

1) Step 1: As illustrated in "Voltage Extraction" in Fig. 11, PS, NS and ZS components in PCC voltage are extracted by SOGI-QSG and PNSC. In "Voltage Transformation, " the PS component is processed by phase-locked loop (PLL) to obtain ω_{PCC} and θ_{PCC} . Then, the PS and ZS components are transformed into DC quantities in the rotating reference frame indicated by θ_{PCC} . The NS component is transformed into DC quantities in the rotating reference frame indicated by $-\theta_{\text{PCC}}$, which rotates in the same frequency and opposite direction compared with the PS frame.

2) Step 2: As illustrated in "Signal Generation" of Fig. 11, the corresponding rotating reference frames, proportional integral control (G_{com}) and low-pass filter (G_{LPF}) are performed to generate compensation signals, which are then sent to each local controller through CAN.

The signal resynthesize embedded in the local controller is shown in "Signal Resynthesize" of Fig. 11. Due to the phase angle deviation between the voltage at point a, b, c illustrated in Fig. 1, and PCC is trivial, and $\theta \approx \theta_{\text{PCC}}$ can be assumed. The received PS, NS and ZS compensation signals are inversely transformed into stationary frames. Then the threesequence compensation signals in the stationary frame are synthesised and added to the position as shown in Fig. 1. The compensation for PCC voltage imbalance is accomplished.

Because the bandwidth of the compensation signal generation in Fig. 11 is relatively low, the dynamics of PCC voltage

5

extraction and PLL in MGCC, and the dynamics of the voltage compensation signals conduction in local controllers can be neglected when the procedure of voltage restoration is modeled. According to Appendix D, a simplified PS, NS and ZS voltage compensation closed-loop transfer function can be derived as (19). Around the equilibrium point, small disturbances ΔY_{load} , Δi_{dq}^- and Δi_{dq}^- , namely, PS load disturbance, NS and ZS current disturbances are introduced. ΔU_{PCC} , $\Delta u_{\text{pcc_dq}}^-$ and $\Delta u_{\text{pcc}_d q_0}$, namely, the PCC PS, NS and ZS voltage small signal variation can be obtained. G_{CAN} represents the delay resulting from CAN, which can be approximated by a secondorder Pade approximation.

Using the NS voltage compensation closed-loop transfer function in (19) for example, in Fig. 12, as T_{LPF} increases, the closed-loop poles Eig.1 and Eig.2 approach the imaginary axis and the voltage overshoot increases, which indicates that the system stability decreases. The variation of T_{CAN} in a wide range (1 ms–100 ms) has an inconspicuous effect on the system stability dynamics, indicating that the proposed voltage compensation method has relatively low requirements for the bandwidth of communication. Considering the variables to be transmitted in a communication cycle, (extended) frame format of CAN, constraint of baud rate for different bus length and typical load rate (30%), the minimum communication cycle can be obtained in Table II.

As shown in Fig. 13(a), as $k_{\text{p_com}}$ increases from 0.1 to 1, the closed-loop poles Eig.1 and Eig.2 approach the real axis with the damping ratio increasing. Then Eig.1 and

> 1ms *T*_{cm} *T*_{10ms},*T I*ms

Imaginary Axis Imaginary Axis \sum_{-} −0.1 0 Δ*u*PCC_d -0.2 $= 1 \text{ m}^*$ -0.3 *** $= 100 \text{ ms}$ *** Eig.2 Orientation of T_{LPF} -0.4 from $0.1s$ to $1s$ $-0.5\frac{1}{0}$ −5 $0 \t 0.5 \t 1 \t 1.5 \t 2 \t 2.5 \t 3$ 0.5 1.5 2.5 3.5 -5 -4 -3 -2 -1 0 Real Axis (a) Closed-loop poles (b) Step response

Eig.1

t (s)

 $\boldsymbol{0}$

0.2 0.1

TABLE II MINIMUM COMMUNICATION CYCLE OF CAN

		Baud rate (bps) Max bus length (m) Min communication cycle (ms)
1 M	40	0.85
500 k	130	17
125k	530	6.7
50 k	1.3 k	

Eig.2 convert to negative real poles, which shows that the system is overdamped. As k_i com increases from 3 to 6, the damping ratio of closed-loop poles Eig.1 and Eig.2 is reduced. As shown in Fig. 13(b), the NS voltage recovers faster at the beginning of the step response when $k_{\text{p_com}}$ switches from 0.75 to 1.5 and the recovery is accelerated with larger overshoot when k_i com switches from 3 to 6.

$$
\begin{cases}\n\Delta U_{\text{PCC}} = \frac{\partial U_{\text{PCC}}/\partial Y_{\text{load}}}{\left(2 \frac{\partial U_{\text{PCC}}}{\partial U_{C_{-1}}} G_{\text{com}} G_{\text{LPF}} G_{\text{CAN}} + 1\right)} \Delta Y_{\text{load}} \\
\Delta u_{\text{PCC_}dq_0} = \frac{-R_{\text{v_0}}}{2 \left(G_{\text{com}} G_{\text{LPF}} G_{\text{CAN}} + 1\right)} \Delta i_{L2_dq_0} \\
\Delta u_{\text{PCC_}dq} = \frac{-R_{\text{v}}}{2 \left(G_{\text{com}} G_{\text{LPF}} G_{\text{CAN}} + 1\right)} \Delta i_{L2_dq}^{\top} \n\end{cases} \tag{19}
$$

V. SIMULATION VERIFICATION

A. Simulation Platform

In order to verify the correctness of the theory model

and the feasibility of the proposed PCC voltage imbalance compensation method, according to the parameters in Table I, the electromagnetic transient simulation model of a 3P4W AC MG composed of two parallel converters is established in MATLAB/Simulink. The feeder impedance of the $Conv_1$ and Conv₂ are 100 μ H + 0.01 Ω and 200 μ H + 0.02 Ω respectively. Parameters of voltage compensation control T_{CAN} , T_{LPF} , $k_{\text{p_com}}$ and $k_{\text{i_com}}$ are set at 0.001, 0.1, 0.5 and 1 respectively. To evaluate the voltage unbalance, the voltage unbalance factors (VUF⁻ and VUF⁰, indicating the relative NS and ZS components in PCC voltage) are introduced as defined in (20) [\[29\]](#page-13-24), where $|u_{\text{PCC}}^{\dagger}|$, $|u_{\text{PCC}}^-|$ and $|u_{\text{PCC_0}}|$ represent the amplitudes of the PS, NS and ZS components in PCC voltage respectively.

$$
\begin{cases}\n\text{VUF}^{-} = \frac{|u_{\text{PCC}}^{-}|}{|u_{\text{PCC}}^{+}|} \cdot 100\% \\
\text{VUF}^{0} = \frac{|u_{\text{PCC}}^{-}|}{|u_{\text{PCC}}^{+}|} \cdot 100\%\n\end{cases} (20)
$$

B. Simulation Case 1

Relevant conclusions on the modeling for the NS and ZS circuits are verified in case 1. As shown in Fig. 14, L_v^+ is set at 1 mH and the single-phase load of 16 kW in phase A is supplied. First, R_v^- and R_{v_0} switch from zero to 0.5 Ω and 1 Ω respectively at 1 s. The NS current sharing error decreases from 3.2 A to 0.35 A. The ZS current sharing error decreases from 6.5 A to 0.9 A. VUF[−] increases from 0.9%

Fig. 14. Simulation results of case 1.

to 3.2% and VUF⁰ increases from 1.75% to 6%. R_v^- and $R_{v,0}$ further increase to relatively large values of 2 Ω and 4 Ω respectively at 1.5 s. The system stays stable, and an obvious over modulation area can be noticed in the voltage of phase C. The simulation results indicate that as the NS and ZS virtual resistances increase, the NS and ZS current sharing errors decrease, but the PCC voltage imbalance increases and over modulation may occur in phases with light loads.

C. Simulation Case 2

The PCC voltage imbalance compensation method is verified in case 2. First, L_v^+ , R_v^- and R_{v_0} are set at 1 mH, 0.5 Ω and 1 Ω , respectively. Three-phase unbalanced loads consisting of 5 kW in phase A, 10 kW in phase B and 20 kW in phase C are supplied. The voltage compensation is enabled at 1 s. As shown in Fig. 15, before and after the voltage compensation is enabled, NS current sharing errors are 0.2 A and 0.35 A. ZS current sharing errors are 0.7 A and 0.9 A. VUF⁻ decreases from 2.5% to 0.5% and VUF⁰ decreases from 4.5% to 0.2%. PCC three-phase voltage amplitudes change from 328/321/288 V to 315/312/310 V. The simulation results indicate that the PCC voltage compensation method can achieve the compensation of PCC voltage amplitude and imbalance, meanwhile it has almost no effect on the current sharing accuracy.

D. Simulation Case 3

The dynamics of the PCC voltage imbalance compensation

method is analyzed in case 3. First, L_v^+ , R_v^- and R_{v_0} are set at 1 mH, 0.5 Ω and 1 Ω respectively. PCC voltage compensation is enabled. Three-phase balanced loads, consisting of 10 kW per phase, are supplied before 1 s and then the phase-A load is increased by 10 kW at 1 s. As shown in Fig. 16, VUF[−] and $VUF⁰$ recover to the steady-state value within 0.5 s after the load step, and the recovery time increases with the increase of T_{LPF} . Simulation results indicate that the desired dynamics of the proposed PCC voltage compensation method can be achieved by tuning T_{LPF} properly.

VI. EXPERIMENTAL VERIFICATION

A. Experimental Platform

To verify the theoretical model and voltage imbalance compensation method proposed in this paper, according to the parameters in Table I, a MG experimental platform composed of two parallel converters is established as shown in Fig. 17. The feeder impedance of the Conv₁ and Conv₂ are zero and 300 µH respectively.

B. Experimental Case 1

Relevant conclusions on the modeling for three-sequence circuits in Section III are verified in case 1. First, L_v^+ , $R_v^$ and R_{v_0} are all set at zero. Three-phase unbalanced loads, consisting of 9 kW in phase A, 3 kW in phase B and 1 kW in phase C, are supplied. The amplitudes of PCC voltages (310/314/308 V) and three-phase output currents of

Fig. 16. Simulation results of case 3.

Fig. 17. Hardware setup.

the converters are shown in Fig. 18(a). It can be noted that the feeder impedance mismatch results in a current sharing error between the converters. Then, L_v^+ , R_v^- and R_{v_0} are set at 1 mH, 1 Ω and 2 Ω respectively. The amplitudes of PCC voltages (296/313/319 V) and three-phase output currents of the converters are shown in Fig. 18(b). It can be noted that sequence virtual impedance can improve the current sharing accuracy but causes amplitude deviation and imbalance in PCC voltage.

C. Experimental Case 2

The PCC voltage imbalance compensation method in Section IV is verified in case 2. L_v^+ , R_v^- and R_{v_0} are set at 1 mH, 1 Ω and 2 Ω respectively. Three-phase unbalanced loads, consisting of 8 kW in phase A, 3 kW in phase B and 3 kW in phase C, are supplied. The voltage imbalance compensation is enabled at t_1 . As shown in Fig. 19, before the compensation is enabled, the amplitudes of PCC voltages are 296/320/319 V. After the compensation is enabled, the amplitudes of PCC voltages become 308/312/311 V. It can be concluded that the PCC voltage imbalance compensation method proposed in this paper rebalances the three-phase voltages toward their rated value. Meanwhile, the current sharing accuracy is guaranteed.

D. Experimental Case 3

The dynamics of the PCC voltage imbalance compensation method in Section IV are verified in case 3. First, L_v^+ , $R_v^$ and $R_{v,0}$ are set at 1 mH, 1 Ω and 2 Ω respectively. PCC voltage compensation is enabled. Three-phase balanced loads, consisting of 3 kW per phase, are supplied before t_1 and then the phase-A load is increased by 5 kW at t_1 . As shown in

Fig. 18. Experimental results of case 1. (a) Without virtual sequence impedance. (b) With virtual sequence impedance inserted.

Fig. 20, after the load step, the amplitudes of PCC voltage recover from 295/319/314 V to 309/312/310 V within 0.5 s. Experimental results indicate that desired dynamics of the proposed PCC voltage compensation method can be achieved.

VII. CONCLUSION

This paper investigates the coordinated control of parallel 3P4W converters in AC MGs. The impact of virtual impedance on the accuracy of current sharing, PCC voltage quality and system stability are comprehensively and quantitatively the conductance of load. $Y_i e^{j\varphi i}$ is the conductance between filter capacitor C and PCC, which can be expressed as $(A1)$.

$$
Y_i e^{j\varphi_i} = 1/(R_{\rm v}^+ + j\omega L_{\rm v}^+ + j\omega L_2 + R_{\rm line_i} + j\omega L_{\rm line_i})
$$
\n(A1)

 $U_{\text{PCC}}e^{j\theta \text{PCC}}$ is the PCC voltage, which can be expressed as:

$$
U_{\text{PCC}}e^{j\theta \text{PCC}_{\text{PCC}}} = \frac{\sum_{i=1}^{n} Y_i e^{j\varphi i_i} U_{C_i} e^{j\theta i_i}}{\sum_{i=1}^{n} Y_i e^{j\varphi i_i} + Y_{\text{load}}e^{j\varphi \text{load}_{\text{load}}}}
$$
(A2)

 S_i can be expressed as:

$$
\overrightarrow{S}_i = P_i + jQ_i
$$

=
$$
\left(\left(U_{C_i} e^{j\theta_i} - U_{\text{PCC}} e^{j\theta_{\text{PCC}}} \right) Y_i e^{j\varphi_i} \right)^* U_{C_i} e^{j\theta_i} \quad \text{(A3)}
$$

Using a system composed of two parallel converters for example, as shown in Fig. A1, by introducing a small disturbance $[\Delta \theta_1, \Delta \theta_2, \Delta U_{C_1}, \Delta U_{C_2}]^{\text{T}}$ to $U_{C_i} e^{j\theta i}$ around the equilibrium point and combining $(A1)-(A3)$ and (2) , the characteristic equation of the PS circuit can be derived as (A4), where E is the identity matrix. Re and Im denote the real and imaginary parts of a complex number.

$$
G^{+}X = 0
$$
\n
$$
X = [\Delta \theta_{1} \ \Delta \theta_{2} \ \Delta U_{C_{-1}} \ \Delta U_{C_{-2}}]^{T}
$$
\n
$$
G^{+} = A^{+} + B^{+}C^{+}
$$
\n
$$
A^{+} = \begin{bmatrix} s(T_{PQ_LPF} s + 1)E_{2\times 2} & 0 \\ 0 & s(T_{PQ_LPF} s + 1)E_{2\times 2} \end{bmatrix}
$$
\n
$$
B^{+} = \begin{bmatrix} k_{P}fE_{2\times 2} & 0 \\ 0 & k_{QU}E_{2\times 2} \end{bmatrix}
$$
\n
$$
C^{+} = \begin{bmatrix} \text{Re}\left(\frac{\partial S_{1}}{\partial \theta_{1}}\right) & \text{Re}\left(\frac{\partial S_{1}}{\partial \theta_{2}}\right) & \text{Re}\left(\frac{\partial S_{1}}{\partial U_{C_{-1}}}\right) & \text{Re}\left(\frac{\partial S_{2}}{\partial U_{C_{-2}}}\right) \\ \text{Re}\left(\frac{\partial S_{2}}{\partial \theta_{1}}\right) & \text{Re}\left(\frac{\partial S_{2}}{\partial \theta_{2}}\right) & \text{Re}\left(\frac{\partial S_{2}}{\partial U_{C_{-1}}}\right) & \text{Re}\left(\frac{\partial S_{2}}{\partial U_{C_{-2}}}\right) \\ \text{Im}\left(\frac{\partial S_{1}}{\partial \theta_{1}}\right) & \text{Im}\left(\frac{\partial S_{1}}{\partial \theta_{2}}\right) & \text{Im}\left(\frac{\partial S_{1}}{\partial U_{C_{-1}}}\right) & \text{Im}\left(\frac{\partial S_{1}}{\partial U_{C_{-2}}}\right) \\ \text{Im}\left(\frac{\partial S_{2}}{\partial \theta_{1}}\right) & \text{Im}\left(\frac{\partial S_{2}}{\partial \theta_{2}}\right) & \text{Im}\left(\frac{\partial S_{2}}{\partial U_{C_{-1}}}\right) & \text{Im}\left(\frac{\partial S_{2}}{\partial U_{C_{-2}}}\right) \\ \text{Im}\left(\frac{\partial S_{2}}{\partial \theta_{1}}\right) & \text{Im}\left(\frac{\partial S_{2}}{\partial \theta_{2}}\right) & \text{Im}\left(\frac{\partial S_{2}}{\partial U_{C_{-1}}}\right) \\ \text{Im}\left(\frac{\partial S_{2}}{\partial \theta_{1}}\right)
$$

Fig. A1. PS equivalent circuit.

B. Expression of (8).

In (8), G_1^- , G_2^- and Z^- can be expressed as

$$
G_1^- = (Z_{\text{line}_1} + Z_{\text{inv}_1}^-)(Z_{\text{line}_1} + Z_{\text{inv}_1}^- + Z_{\text{line}_2} + Z_{\text{inv}_2}^-)^{-1}
$$

\n
$$
\times (Z_{\text{line}_2} + Z_{\text{inv}_2}^-)(Z_{\text{line}_1} + Z_{\text{inv}_1}^-)^{-1}G_{\text{inv}_1}^-
$$

\n
$$
G_2^- = (Z_{\text{line}_1} + Z_{\text{inv}_1}^-)
$$

\n
$$
\times (Z_{\text{line}_1} + Z_{\text{inv}_1}^- + Z_{\text{line}_2} + Z_{\text{inv}_2}^-)^{-1}G_{\text{inv}_2}^-
$$

\n
$$
Z^- = -(Z_{\text{line}_1} + Z_{\text{inv}_1}^-)(Z_{\text{line}_1} + Z_{\text{inv}_1}^- + Z_{\text{line}_2} + Z_{\text{inv}_2}^-)^{-1}
$$

\n
$$
\times (Z_{\text{line}_2} + Z_{\text{inv}_2}^-)
$$

\n
$$
(A5)
$$

where

Fig. 19. Experimental results of case 2.

t (100 ms /div)

 t (5ms/div) t (5ms/div)

 \tilde{t}_1

Enable Compensation $-u_{\text{PCC}_a}$

 $296V$ 320 V 319 V 310 M 3208 V 312 V 311 V

t (2ms/div) *t* (2ms/div)

 u_{PCC} _{*b*}

 u_{PCC}

 $\frac{1}{a}$ 1 $\frac{1}{a}$

Fig. 20. Experimental results of case 3.

discussed. PS virtual inductance can enhance system stability and reduce the reactive power sharing error, but it increases the PCC voltage amplitude deviation. NS and ZS virtual inductances can reduce the NS and ZS current sharing error, but increase the NS and ZS components in PCC voltage. Constraints on the DC-link voltage should be satisfied to avoid over modulation when unbalanced loads are supplied.

To address the PCC voltage quality degradation caused by sequence virtual impedance, a PCC voltage imbalance compensation method based on LBC is proposed. The voltage compensation signals are transformed into DC quantities in the rotating reference frames for transmission. The tuning of related communication and control parameters are furnished. Simulation and experimental results show that the proposed method can compensate the PCC voltage while avoiding the impact on current sharing, with desirable dynamics.

However, the compensation of the three-sequence voltage components results in large amounts of variables to be transmitted in each communication cycle. How to optimize the transmission structure of the voltage compensation signals will be further studied.

APPENDIX

A. Derivation of Small Signal Model in (5).

In the PS circuit, the voltage, power and impedance of the system can be expressed by a complex number. For converter unit *i*, $U_{C_i}e^{j\theta i}$ is the output voltage reference generated by droop control. S_i is the output complex power. $Y_{load}e^{j\varphi load}$ is

PCC voltage (80V /div)

 $\frac{\text{CH11}}{\text{CH13}}$ 80

Phase-A current (16A /div)

Phase-A current

$$
\boldsymbol{Z}_{\text{line_1}} = \begin{bmatrix} Z_{\text{line_1}} & 0 \\ 0 & Z_{\text{line_1}} \end{bmatrix}, \boldsymbol{Z}_{\text{line_2}} = \begin{bmatrix} Z_{\text{line_2}} & 0 \\ 0 & Z_{\text{line_2}} \end{bmatrix}
$$

$$
(A6)
$$

$$
\mathbf{Z}_{inv1/inv2}^{-} = \begin{bmatrix} Z_{\alpha\alpha}^{-} & Z_{\alpha\beta}^{-} \\ Z_{\beta\alpha}^{-} & Z_{\beta\beta}^{-} \end{bmatrix}, \mathbf{G}_{inv1/inv2}^{-} = \begin{bmatrix} G_{\alpha\alpha}^{-} & 0 \\ 0 & G_{\beta\beta} \end{bmatrix} \quad (A7)
$$
\n
$$
L_{1}s + \frac{1}{2}(R_{\rm v}D - \omega L_{\rm v}^{-}Q) \\ Z_{\alpha\alpha}^{-} = \frac{G_{v_PR}G_{i}\tilde{G}_{\rm PWM} + G_{i_P}G_{\rm PWM}}{L_{1}Cs^{2} + (CG_{i}G_{\rm PWM} + CR_{\rm d})s} + L_{2}s + G_{v_PR}G_{i}G_{\rm PWM} - G_{\rm PWM} + 1
$$
\n
$$
L_{1}s + \frac{1}{2}(R_{\rm v}^{-}D - \omega L_{\rm v}^{-}Q) \\ Z_{\beta\beta}^{-} = \frac{G_{v_PR}G_{i}G_{\rm PWM} + G_{i}G_{\rm PWM}}{L_{1}Cs^{2} + (CG_{i}G_{\rm PWM} + CR_{\rm d})s} + L_{2}s + G_{v_PR}G_{i}G_{\rm PWM} - G_{\rm PWM} + 1
$$
\n
$$
Z_{\alpha\beta}^{-} = \frac{\frac{1}{2}(R_{\rm v}^{-}Q + \omega L_{\rm v}^{-}D)G_{v_PR}G_{i}G_{\rm PWM}}{L_{1}Cs^{2} + (CG_{i}G_{\rm PWM} + CR_{\rm d})s} + G_{v_PR}G_{i}G_{\rm PWM} - G_{\rm PWM} + 1
$$
\n
$$
Z_{\beta\alpha}^{-} = \frac{\frac{1}{2}(-R_{\rm v}^{-}Q - \omega L_{\rm v}^{-}D)G_{v_PR}G_{i}G_{\rm PWM}}{L_{1}Cs^{2} + (CG_{i}G_{\rm PWM} + CR_{\rm d})s} + G_{v_PR}G_{i}G_{\rm PWM} - G_{\rm PWM} + 1
$$
\n
$$
G_{\alpha\alpha}^{-} = G_{\beta\beta}^{-} = \frac{G_{v_PR}G_{i}G_{\rm PWM}}{L_{1}Cs^{2} + (CR_{\rm d} + CG_{i}G_{\
$$

The expression of D and Q in $(A7)$ can be found in [\[28\]](#page-13-23).

C. Expression of (12)

In (12), $G_{0,1}$, $G_{0,2}$ and Z_0 can be expressed as:

$$
G_{0_1} = \frac{(Z_{\text{line_2}} + Z_{\text{inv2_0}})G_{\text{inv1_0}}}{Z_{\text{line_1}} + Z_{\text{inv1_0}} + Z_{\text{line_2}} + Z_{\text{inv2_0}}}
$$

\n
$$
G_{0_2} = \frac{(Z_{\text{line_1}} + Z_{\text{inv1_0}})G_{\text{inv2_0}}}{Z_{\text{line_1}} + Z_{\text{inv1_0}} + Z_{\text{line_2}} + Z_{\text{inv2_0}}}
$$

\n
$$
Z_0 = -\frac{(Z_{\text{line_1}} + Z_{\text{inv1_0}})(Z_{\text{line_2}} + Z_{\text{inv2_0}})}{Z_{\text{line_1}} + Z_{\text{inv1_0}} + Z_{\text{line_2}} + Z_{\text{inv2_0}}}
$$
(A9)

where

$$
Z_{\text{inv1/inv2_0}} = \frac{(L_1 + 3L_n)s + R_{\text{v0}}G_{v_{\text{PR}}}G_iG_{\text{PWM}} + G_iG_{\text{PWM}}}{(L_1 + 3L_n)Cs^2 + (CG_iG_{\text{PWM}} + CR_d)s + G_{v_{\text{PR}}}G_iG_{\text{PWM}} - G_{\text{PWM}} + 1 + L_2s
$$

$$
G_{\text{inv1/inv2_0}} = \frac{G_{v_{\text{PR}}}G_iG_{\text{PWM}}}{(L_1 + 3L_n)Cs^2 + (CR_d + CG_iG_{\text{PWM}})s + G_{v_{\text{PR}}}G_iG_{\text{PWM}} - G_{\text{PWM}} + 1}
$$
(A10)

D. Derivation of (19).

According to Fig. 11, the closed-loop transfer function diagram of PS voltage compensation in AC MG composed of two parallel converters can be illustrated as Fig. A2, where $\partial U_{\text{PCC}}/\partial U_{C_1}$, $\partial U_{\text{PCC}}/\partial U_{C_2}$ and $\partial U_{\text{PCC}}/\partial Y_{\text{load}}$ can be obtained from (A2). Given $Y_1 e^{j\varphi 1} = Y_2 e^{j\varphi 2}$, the transfer function from ΔY_{load} to ΔU_{PCC} can be expressed as:

$$
\Delta U_{\rm PCC} = \frac{\partial U_{\rm PCC} / \partial Y_{\rm load}}{\left(2 \frac{\partial U_{\rm PCC}}{\partial U_{C_{-1}}} G_{\rm com} G_{\rm LPF} G_{\rm CAN} + 1\right)} \Delta Y_{\rm load} \tag{A11}
$$

Fig. A2. Transfer function diagram of PS voltage compensation.

Transforming (9) into rotating reference frame with angular frequency $-\omega$, (A11) can be obtained. According to Fig. 11, the closed-loop transfer function diagram of NS voltage compensation in AC MG composed of two parallel converters can be illustrated as Fig. A3.

$$
u_{\text{PCC_}dq}^{-} = \frac{1}{2}u_{1\text{.com_}dq}^{-} + \frac{1}{2}u_{2\text{.com_}dq}^{-} - \frac{R_{\text{v}}^{-}}{2}i_{L2\text{d}q}^{-} \quad (A12)
$$

Fig. A3. Transfer function diagram of NS voltage compensation.

The transfer function from $\Delta i_{L2_d}^-$ to $\Delta u_{\text{PCC}_d}^-$ can be expressed as:

$$
\Delta u_{\text{PCC_}dq}^{-} = \frac{-R_v^{-}}{2(G_{\text{com}}G_{\text{LPF}}G_{\text{CAN}}+1)} \Delta i_{L2_dq}^{-} \tag{A13}
$$

Transforming (13) into a rotating reference frame with angular frequency ω , (A13) can be obtained. According to Fig. 11, the closed-loop transfer function diagram of NS voltage compensation in AC MG composed of two parallel converters can be illustrated as Fig. A4.

$$
u_{\text{PCC_dq_0}} = \frac{1}{2}u_{1\text{-com_dq_0}} + \frac{1}{2}u_{1\text{-com_dq_0}} - \frac{R_{v_0}}{2}i_{L2\text{-dq_0}}
$$
(A14)

Fig. A4. Transfer function diagram of ZS voltage compensation.

The transfer function from $\Delta i_{L2_dq_0}$ to $\Delta u_{\rm PCC_dq_0}$ can be expressed as:

$$
\Delta u_{\text{PCC_dq_0}} = \frac{-R_{v_0}}{2(G_{\text{com}} G_{\text{LPF}} G_{\text{CAN}} + 1)} \Delta i_{L2_dq_0}
$$
 (A15)

REFERENCES

[1] Z. Shi, W. Wang, Y. Huang, P. Li and L. Dong, "Simultaneous optimization of renewable energy and energy storage capacity with the hierarchical control," in *CSEE Journal of Power and Energy Systems*, vol. 8, no. 1, pp. 95–104, Jan. 2022, doi: [10.17775/CSEEJPES.2019.01470.](10.17775/CSEEJPES.2019.01470)

- [2] W. Pei, X. Zhang, W. Deng, C. Tang and L. Yao, "Review of Operational Control Strategy for DC Microgrids with Electric-hydrogen Hybrid Storage Systems," in *CSEE Journal of Power and Energy Systems*, vol. 8, no. 2, pp. 329–346, Mar. 2022, doi: [10.17775/CSEEJPES.2021.06960.](10.17775/CSEEJPES.2021.06960)
- [3] B. Dunn, H. Kamath, and J. M. Tarascon, "Electrical energy storage for the grid: a battery of choices," *Science*, vol. 334, no. 6058, pp. 928–935, Nov. 2011.
- [4] J. Y. Kim, J. H. Jeon, S. K. Kim, C. Cho, J. H. Park, H. M. Kim, and K. Y. Nam, "Cooperative control strategy of energy storage system and microsources for stabilizing the microgrid during islanded operation,' *IEEE Transactions on Power Electronics*, vol. 25, no. 12, pp. 3037– 3048, Dec. 2010.
- [5] L. Guo, W. J. Liu, X. L. Li, Y. X. Liu, B. Q. Jiao, W. Wang, C. S. Wang, and F. X. Li, "Energy management system for stand-alone windpowered-desalination microgrid," *IEEE Transactions on Smart Grid*, vol. 7, no. 2, pp. 1079–1087, Mar. 2016.
- [6] W. X. Zhao, X. B. Ruan, D. S. Yang, X. R. Chen, and L. Jia, "Neutral point voltage ripple suppression for a three-phase four-wire inverter with an independently controlled neutral module," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 4, pp. 2608–2619, Apr. 2017.
- [7] I. Vechiu, O. Curea, and H. Camblong, "Transient operation of a fourleg inverter for autonomous applications with unbalanced load," *IEEE Transactions on Power Electronics*, vol. 25, no. 2, pp. 399–407, Feb. 2010.
- [8] D. I. Brandao, F. E. G. Mendes, R. V. Ferreira, S. M. Silva, and I. A. Pires, "Active and reactive power injection strategies for three-phase four-wire inverters during symmetrical/asymmetrical voltage sags," *IEEE Transactions on Industry Applications*, vol. 55, no. 3, pp. 2347– 2355, May/Jun. 2019.
- [9] L. Guo, R. Liu, X. L. Li, and Y. Zhang, "Neutral point potential balancing method for three-level power converters in two-stage threephase four-wire power conversion system," *IET Power Electronics*, vol. 13, no. 12, pp. 2618–2627, Sep. 2020.
- [10] N. Y. Dai, M. C. Wong, and Y. D. Han, "Application of a three-level NPC inverter as a three-phase four-wire power quality compensator by generalized 3DSVM," *IEEE Transactions on Power Electronics*, vol. 21, no. 2, pp. 440–449, Mar. 2006.
- [11] P. H. Huang, P. Vorobev, M. Al Hosani, J. L. Kirtley, and K. Turitsyn, "Plug-and-play compliant control for inverter-based microgrids," *IEEE Transactions on Power Systems*, vol. 34, no. 4, pp. 2901–2913, Jul. 2019.
- [12] Y. Sun, X. C. Hou, J. Yang, H. Han, M. Su, and J. M. Guerrero, "New perspectives on droop control in AC microgrid," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 7, pp. 5741–5745, Jul. 2017.
- [13] J. W. He and Y. W. Li, "Analysis, design, and implementation of virtual impedance for power electronics interfaced distributed generation," *IEEE Transactions on Industry Applications*, vol. 47, no. 6, pp. 2525–2538, Nov./Dec. 2011.
- [14] J. W. He, Y. W. Li, and F. Blaabjerg, "An enhanced islanding microgrid reactive power, imbalance power, and harmonic power sharing scheme," *IEEE Transactions on Power Electronics*, vol. 30, no. 6, pp. 3389–3401, Jun. 2015.
- [15] T. V. Hoang and H. H. Lee, "Accurate power sharing with harmonic power for islanded multibus microgrids," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 2, pp. 1286–1299, Jun. 2019.
- [16] T. V. Hoang and H. H. Lee, "An adaptive virtual impedance control scheme to eliminate the reactive-power-sharing errors in an islanding meshed microgrid," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 6, no. 2, pp. 966–976, Jun. 2018.
- [17] H. Mahmood, D. Michaelson, and J. Jiang, "Accurate reactive power sharing in an islanded microgrid using adaptive virtual impedances," *IEEE Transactions on Power Electronics*, vol. 30, no. 3, pp. 1605–1617, Mar. 2015.
- [18] L. Y. Lin, H. Ma, and Z. H. Bai, "An improved proportional load-sharing strategy for meshed parallel inverters system with complex impedances, *IEEE Transactions on Power Electronics*, vol. 32, no. 9, pp. 7338–7351, Sep. 2017.
- [19] X. Zhou, F. Tang, P. C. Loh, X. M. Jin, and W. P. Cao, "Four-leg converters with improved common current sharing and selective voltagequality enhancement for islanded microgrids," *IEEE Transactions on Power Delivery*, vol. 31, no. 2, pp. 522–531, Apr. 2016.
- [20] E. Espina, R. Cárdenas-Dobson, M. Espinoza-B, C. Burgos-Mellado, and D. Sáez, "Cooperative regulation of imbalances in three-phase fourwire microgrids using single-phase droop control and secondary control algorithms," *IEEE Transactions on Power Electronics*, vol. 35, no. 2, pp. 1978–1992, Feb. 2020.
- [21] C. Burgos-Mellado, R. Cárdenas, D. Sáez, A. Costabeber, and M. Sumner, "A control algorithm based on the conservative power theory

for cooperative sharing of imbalances in four-wire systems," *IEEE Transactions on Power Electronics*, vol. 34, no. 6, pp. 5325–5339, Jun. 2019.

- [22] M. Savaghebi, A. Jalilian, J. C. Vasquez, and J. M. Guerrero, "Autonomous voltage unbalance compensation in an islanded droopcontrolled microgrid," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 4, pp. 1390–1402, Apr. 2013.
- [23] M. Savaghebi, A. Jalilian, J. C. Vasquez, and J. M. Guerrero, "Secondary control scheme for voltage unbalance compensation in an islanded droop-controlled microgrid," *IEEE Transactions on Smart Grid*, vol. 3, no. 2, pp. 797–807, Jun. 2012.
- [24] L. X. Meng, X. Zhao, F. Tang, M. Savaghebi, T. Dragicevic, J. C. Vasquez, and J. M. Guerrero, "Distributed voltage unbalance compensation in islanded microgrids by using a dynamic consensus algorithm," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 827–838, Jan. 2016.
- [25] Y. Han, P. Shen, X. Zhao, and J. M. Guerrero, "An enhanced power sharing scheme for voltage unbalance and harmonics compensation in an islanded AC microgrid," *IEEE Transactions on Energy Conversion*, vol. 31, no. 3, pp. 1037–1050, Sep. 2016.
- [26] B. Z. Wei, Y. H. Gui, S. Trujillo, J. M. Guerrero, J. C. Vásquez, and A. Marzabal, "Distributed average integral secondary control for ` modular UPS systems-based microgrids," *IEEE Transactions on Power Electronics*, vol. 34, no. 7, pp. 6922–6936, Jul. 2019.
- [27] Z. H. Lin, X. B. Ruan, L. Jia, W. X. Zhao, H. T. Liu, and P. N. Rao, "Optimized design of the neutral inductor and filter inductors in three-phase four-wire inverter with split DC-link capacitors," *IEEE Transactions on Power Electronics*, vol. 34, no. 1, pp. 247–262, Jan. 2019.
- [28] P. Rodríguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, "Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 1, pp. 127–138, Jan. 2011.
- [29] A. von Jouanne and B. Banerjee, "Assessment of voltage unbalance," *IEEE Transactions on Power Delivery*, vol. 16, no. 4, pp. 782–790, Oct. 2001.

Rui Liu received the B.S. degree from China Agricultural University, Beijing, China, in 2018, and the M.S. degree from Tianjin University, Tianjin, China, in 2021, both in Electrical Engineering. His research interest includes modeling and control of AC microgrids.

Li Guo received B.Sc. and Ph.D. degrees in Electrical Engineering from South China University of Technology, Guangzhou, China, in 2002 and 2007, respectively. He is currently a Full Professor with Tianjin University, Tianjin, China. His research interests include the optimal planning and design of microgrids, the coordinated operating strategy of microgrids, and advanced energy management systems.

Xialin Li received B.Sc. and Ph.D. degrees in Electrical Engineering from Tianjin University, Tianjin, China, in 2009 and 2014, respectively. In 2016, under the State Scholarship Fund, he was invited as a Visiting Professor to the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada. Since 2018, he has been an Associate Professor with the School of Electrical Engineering and Automation, Tianjin University. His research interests include the modeling and control of power converters, distributed generation, hybrid

AC-DC microgrids, and multiterminal DC grids.